MILITARY SPECIFICATION

SEMICONDUCTOR DEVICE, SILICON, DIODE ARRAY,
TYPE 1N6101
JAN, JANTX, AND JANTXV

This amendment forms a part of Military Specification MIL-S-19500/517(USAF), dated 31 May 1977, and is approved for use by the Department of the Air Force and is available for use by all of the Departments and Agencies of the Department of Defense.

PAGE 1

TITLE: Delete and substitute new title as printed above.

PAGE 2

1.5, Max Limit row, Capacitance column: Delete "3 pF" and substitute "4 pF".

PAGE 3, 5, 6, AND 7

Delete "Non-TX" and substitute "JAN".

PAGE 4

* 3.3.1, delete and substitute:

"3.3.1 Lead material and finish. Lead material shall be Kovar, F-15 alloy, or alloy 42 ASTM F-30. Lead finish shall be tinned or gold plated. Where a choice of lead material or finish is desired, it shall be specified in the contract or purchase order (see 6.2)."

PAGE 5

TABLE I, Subgroup 3, Capacitance, Max Limits column, delete "3" and substitute "4".

PAGE 6

TABLE II, Subgroup 5, Surge current, delete "i_f (surge) = 1.0 A" and substitute "i_f (surge) = 500 mA."

TABLE II, Subgroup 8, delete and substitute:

MIL-STD-750			LTPD			Limits		
Examination or test	Method	Details	JAN	TX TXV	Symbol	Min	Max	Unit
" Subgroup 8			15 (c=1)	15 (c=1)				
Bond strength test	2037	Condition A or B; all internal wires for each device shall be pulled separately (see 4.6.1)						"

FSC 5961

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:41Z
Check the source to verify that this is the current version before use.

PAGE 7

TABLE III, following Subgroup 3, add:

MIL-STD-750			LTPD			Limits		
Examination or test	Method	Details	JAN	TX TXV	Symbol	Min	Max	Unit
End points: Reverse current	4016	DC method; V_R = 20 V dc			I_R	---	25	nA dc
Forward voltage	4011	I_F = 100 mA dc			V_F	---	1.0	V dc

PAGE 9

4.6.1, line 2: Delete "MIL-STD-883, method 2011, test condition C or D" and substitute "MIL-STD-750, method 2037, test condition A or B."

Add new paragraph:

"4.7 Isolation current (I_{Ri}). This test is to insure against internal shorting between the parallel sets of diodes in the arrays. The isolation current shall be measured between any two interconnect pins of adjacent parallel sets of diodes with all other pins open circuited."

NOTE: The margin of this amendment is marked with an asterisk to indicate where a change (additions, modifications, corrections, deletions) from the previous amendment was made. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous amendment.

Custodian:
Air Force - 17

Review activities:
Air Force - 11, 19, 85, 99
DLA - ES

Agent:
DLA - ES

Preparing activity:
Air Force - 17

(Project 5961-F906)

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:41Z
Check the source to verify that this is the current version before use.