MIL-C-62205B(AR)
30 June 1981
SUPERSEDING
MIL-C-62205A(AR)
1 March 1976

MILITARY SPECIFICATION

CIRCUIT CARD ASSEMBLY: 11743417 MIRROR/A-TRIGGER AND BUFFER

This specification is approved for use by the US Army Armament Research and Development Commad (ARRADCOM) and is available for use by all Departments and Agencies of the Department of Defense.

1. SCOPE

1.1 Scope. This specification establishes the requirements and quality assurance provisions for the Circuit Curd Assembly: 11743417 Mirror/A-Trigger and Buffer, which is the A2 component of the Receiver-Transmitter Unit, 11743121.

2. APPLICABLE DOCUMENTS

2.1 Issues of documents. The following documents of th eissue in effect on date of invitation for bids or requirest for proposal, form a part of this specification to the extent specified herein.

SPECIFICATIONS

MILITARY

MIL-F-13926	Fire Control Materiel: General Specification Governing the Manufacture and Inspection of
MIL-I-45607	Inspection Equipment: Acquisition, Maintenance and Disposition of
MIL-STD-45662	Calibration System Requirements

STANDARDS

MILITARY

MIL-STD-105	Sapling Procedures and Tables for Inspection by Attributes
MIL-STD-810	Environmental Test Methods

FSC 1240

Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use in improving this document should be addressed to: Commander, US Army Armament Research and Development Command, Attn. DRDAR-QA, Dover, New Jersey 07801 by using the self-addressed Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter.

Source: https://assist.dla.mil -- Downloaded: 202640-23T01:25Z
Check the source to verify that this is the current version before use.

DRAWINGS

ARRADCOM

11743417	Circuit card Assembly, Mirror/A-Trigger and Buffer

Inspection Equipment

11750202	Automatic Card and Unit, Test Set
11750438	Adapter, Mirror/A Trigger and Buffer
11821457	Fixture Shock, Vertical and Horizontal Plane
11821458	Shock Adapter, Plate Vib Horz-Vert Plane/ Shock-Z
11821520	Automatic Test Assembly Control Processor Unit
11821866	Cable Assembly Mirror/A Trigger and Buffer FAT

Packaging Data Sheet:

P11743417	Packaging of Circuit Card Assembly: 11743417 Mirror/A-Trigger and Buffer

(Copies of specifications, standards, drawings and publications required by contractors in connection with specific procurement functions should be obtained from the procuring activity or as directed by the contracting officer,)

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T01:25Z
Check the source to verify that this is the current version before use.

3. REQUIREMENTS

3.1 Fabrication. The Mirror/A-Trigger and Buffer Circuit Card Assembly, herein referred to as the asembly, shall be manufactured in accordance with Drawing 11743417 and drawings pertaining thereto and, when assembled, shall meet the requirements of this specification. (See 4.5.1)

3.1.1 Function. The assembly shall provide the following functions:

	Designation
a.	Continuity
b.	A-trigger
c.	Video signal
d.	MALF 3 signal
e.	Reset signal
f.	Test range signal
g.	Reticle light signals
h.	115V angle signals
i.	Laser feedback signal
j.	Stator signal
k.	TPG inhibit (1) and min rng inhibit (3) signals

3.1.2 General specifications. The following provisions of MIL-F-13926 apply: (See 4.5.1)

a. Order of precedence
b. Dimensions and tolerances
c. Inorganic protective surface finishes
d. Part identification and marking
e. Workmanship

3.1.3 Ambient conditions. Standard ambient conditions shasll be as follows:

a. Temperature	73° ± 18°F
b. Relative humidity	50 percent ± 30 percent
c. Atmospheric pressure	28.5 + 2.0 ± 3.0 in. Hg.

3.2 First article. When specified (see 6.2) the contractor shall furnish sample units for first article inspection and approval (see 4.4 and 6.2).

Source: https://assist.dla.mil -- Downloaded: 202640-23T01:25Z
Check the source to verify that this is the currentversion before use.

3.3 Performance. Unless otherwise specified, the assembly shall meet the performance requirents specified herein under standard ambient conditions of 3.1.3.

3.3.1 Continuity. With no power or signals applied, circuit resistance shall be as follows: (See 4.6.2.1)

a. Direct continuity, resistance equal to or less than 2.0 ohms, shall exist between pins P1-7 and P1-12, pins P1-11 and P1-30, pins P1-13 and P1-31 and pins P1-13 and P1-29.

b. Resistances between pins P2-13 and P2-16 and pins P2-14 and P2-31 shall be 1.205 kilohms +0.15 percent.

c. Resistances between pins P2-16 and P2-17 and pins P2-14 and P2-17 shall be 95.2 ohM +0.75 percent.

d. Resistance between pins P2-17 and P2-18 shall be 50 kilohms +0.10 percent.

e. Resistance between pins P1-5 and P2-26 shall be 1.0 ±0.1 kilohms.

f. Resistance between pins P1-1 and P1-2 shall be:

1. 360 ±36 kilohms, at 125°F.

2. 450 ±25 kilohms, at 75 ±15°F.

3. 584 ±58 kilohms, at -25°F.

3.3.2 A-trigger. With the digital type-A signal (item 3.1 of table I) applied between pins P2-27 and P1-7 as specified on figure 19 the outputs between pins P1-16 and P1-7, pins P1-17 and P1-7, and pins P1-35 and P1-7 shall have the characteristics specified on figure I. (See 4.6.2.2)

3.3.3 Video signal. With the digital type-A signal (item 3.1 of table I) applied between pins P1-37 and P1-7 as specified on figure 2, the outputs between pins P1-18 and P1-7 and pins P1-19 and P1-7 shall have the characteristics specified on figure 2. (See 4.6.2.3)

Source: https://assist.dla.mil -- Downloaded: 202610-23T01:25Z
Check the source to verify that this is the currentversion before use.

TABLE I. Loads, power and signals.

Item	Conditions	Characteristics	Connections
1.0	Loads		Connected as follows:
1.1	Resistors	300 ohms ±5 percent, 1/2 watt	One each between pin P1-7 and P2 pins 22 and 23, when specified
1.2	Resistor	1 kilohm ±5 percent	Between pins P2-17 and P2-35, when specified
1.3	Resistor	100 kilohms ±5 percent, 1/2 watt	Between pins P2-17 and P2-37, when specified
1.4	Resistor	1 kilohm ±5 percent, 1/4 watt	One each betwen pin P1-5 and pins P1-13, 17, 19 and P2-5
1.5	Resistor	4.7 kilohms ±5 percent, 1/4 watt	One each between pin P1-5 and pins P1-11, 16 and 18
1.6	Resistor	1.2 kilohms ±5 percent, 1/4 watt	Between pins P1-6 and P1-7
1.7	Resistor	1.3 kilohms ±5 percent, 1/4 watt	Between pins P1-5 and P2-1
2.0	Power sources		Applied, unless otherwise specified, between pins:
2.1	15 Vdc	Tolerance: +0.7 Vdc Ripple: 25 mV p-p max	P2-19 (+) and P2-25 (+), and P2-17 (-)
2.2	5 Vdc	Tolerance: +0.2 Vdc Ripple: 25 mV p-p max	P2-5 (+) and P1-7 (-)
2.3	-15 Vdc	Tolerance: +0.7 Vdc Ripple: 25 mV p-p max	P2-15 (-) and P1-17 (+)

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T01:25Z
Check the source to verify that this is the current version before use.

TABLE I. Loads, power and signals. - Continued

Item	Conditions	Characteristics	Connections
3.0	**Signals**		
3.1	Digital type-A	Logical one: 4.0 ±1.0V Source impedance 2 kilohms ±5% unless otherwise specified Logical zero: 0.2 ±0.2V Pulse width as specified	Applied as specified
3.2	Analog	100.0 ±0.1 mV rms, 400 ±4.0 Hz	Applied, when specified, between pins P2-12 and P2-17 (rtn), pins P2-13 and P2-17 (rtn), or P2-36 and P2-17
3.3	Analog	1000.0 ±1.0 mV rms, 400 ±4 Hz	Applied, when specified, between pins P2-34 and P2-17 (rtn) or pins P2-36 and P2-17
3.4	Analog	115 ±5 Vrms, 400 ±4 Hz	Applied between pins P2-29 and P2-28 (rtn), when specified
3.5	15.0 Vdc	Tolerance: ±1.0 Vdc Ripple: 25 mV p-p max	Applied between pins (rtn), P2-24 and P1-17 when specified

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T01:25Z
Check the source to verify that this is the current version before use.




FIGURE 1. A-Trigger input and output signal waveform.

Source: https://assist.dla.mil -- Downloaded: 202610-23T01:25Z
Check the source to verify that this is the current version before use.




FIGURE 2. Video input and output signal waveforms.

3.3.4 $\overline{\text{HALF}}$ signal.

a. With the logical one digital type-A signal (item 3.1 of table I) present between pins P1-35 ad P1-7 ad pins P1-37 and P1-7, and with a logical zero digital type-A signal (item 3.1 of table I) applied momentarily between pins P1-14 and P1-7, the output voltages between pins P1-32 and P1-7 and pins P2-9 and P1-7 shall be 0.2 ±0.2V. With subsequent momentary application of a logical zero digital type-A signal between pins P1-33 and P1-7, the voltages between pins P1-32 and P1-7 and pins P2-9 and P1-7 shall change to 4.2 ±1.0V.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T01:25Z
Check the source to verify that this is the current version before use.

b. With the output voltages between pins P1-32 and P1-7 and pins P2-9 and P1-7 established at 0.2 ±0.2V as specified in 3.3.1.4a, with application of digital type-A signals between pins P2-35 and P1-7 and pins P1-37 and P1-7 as specified on figure 3, the voltages between pins P1-32 and P1-7 and pins P2-9 and P1-7 shall change to 4.2 ±1.0V. (See 4.6.2.4)

3.3.5 Reset signal. With the digital type-A signal (item 3.1 of Table I) applied between pins P1-10 and P1-7 as specified on figure 4, the outputs between pins P1-29 and P1-7 and pins P1-30 and P1-7 shall be as specified on figure 4. (See 4.6.2.5)




FIGURE 3. MALF 3 input signal waveforms.




FIGURE 4, Reset signal waveforms.

Source: https://assist.dla.mil -- Downloaded: 202610-23T01:25Z
Check the source to verify that this is the current version before use.

3.3.6 Test range signal. With the digital type-A signals (item 3.1 of table I) applied between pins P1-23 and P1-7 and pins P1-24 and P1-7 as specified on figure 5, the output between pins P1-6 and P1-7 shall be as specified on figure 5. (See 4.6.2.6)




FIGURE 5. Test range input and output signal waveforms.

3.3.7 Reticle light signals. With the 300 ohm loads (item 1.1 of table I) connected as specified therein, and with the logical zero digital type-A signal (item 3.1 of table I) applied between pins P2-24 and P1-7, the output voltages between pins P2-22 and P1-7 and pins P2-23 and P1-7 shall be 0.2 ±0.2V. With the 15 Vdc signal (item 3.5 of table I) applied between pins P2-24 and P1-7, the voltages between pins P2-22 and P1-7 and pins P2-23 and P1-7 shall be 12 ±2.0V. (See 4.6.2.7)

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T01:25Z
Check the source to verify that this is the current version before use.

3.3.8 115V angle signals. With the 115 Vrms analog signal (item 3.4 of table I) applied as specified therein, the output voltage between pins P2-28 and P2-32 shall be 78 ±12 Vrms, 400 Hz. With pin P2-32 connected to pin P2-33 and pin P2-28 connected to pin P2-30, the output voltage between pins P2-28 and P2-32 shall be 10 ±2 Vrms, 400 Hz. (See 4.6.2.8)

3.3.9 Laser feedback signal. With the 100 kilohm load (item 1.3 of table I) connected as specified, the following apply: (See 4.6.2.9)

a. with the application of the 1000 mV rms analog signal (item 3.3 of table I) between pins P2-34 and P2-17, the output voltage between pins P2-37 and P2-17 shall be 2000.0 +4.0/-8.0 mV rms, 400 Hz or the output voltage ratio between pins P2-37 and P2-34 shall be 2.000 +0.004/-0.008 V/V.

b. With the application of the 1000 mV rms analog signal between pins P2-36 and P2-17, the output voltage between pins P2-37 and P2-17 shall be 8000.0 +16/-32 mV rms, 400 Hz, or the output voltage ratio between pins P2-37 and P2-36 shall be 8.000 +0.016/-O.032 V/V.

3.3.10 Stator signal. With the 1 kilohm load (item 1.2 of table I) connected as specified, the following apply: (See 4.6.2.10)

a. With the application of the 100 mV rms analog signal (item 3.2 of table I) between pins P2-12 and P2-17, the output voltage between pins P2-35 and P2-17 shall be 5000 +10/-500 mV rms, 400 Hz, or the output voltage ratio between pins P2-35 and P2-12 shall be 50.00 +0.10/-5.00 V/V.

b. With application of the 100 mV rms analog signal between pins P2-13 and P2-17 the output voltage between pins P2-35 and P2-17 shall be 5000 +10/-500 mV rms, 400 Hz, or the output voltage ratio between pins P2-35 and P2-13 shall be 50.00 +0.10/-5.00 V/V.

3.3.11 TPG inhibit (1) and min rng inhibit (3) signals. The output voltages between pins P2-1 and P1-7 and pins P2-5 and P1-7 shall be 4.2 ±1.0 V. With the logical zero digital type-A signal (item 3.1 of table I) applied between pins P2-2 and P1-7 and pins P2-6 and P1-7, the output voltages between pins P2-1 and P1-7 and pins P2-5 and P1-7 shall be 0.2±0.2 V. (See 4.6.2.11)

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T01:25Z
Check the source to verify that this is the current version before use.

3.4 Environmental.

3.4.1 Shock. The assembly shall be capable of operating as specified herein after exposure under the conditions of 3.1.3 to three half sine wave shock pulses of 20 ±3 gravity units (g) for a duration of 18 ± 3 milliseconds (meet) applied in each direction along three mutually perpendicular axes. In addition, the assembly shall be capable of withstanding three sawtooth shock pulses of 40± 4 g for a duration of 9 ± 0.2 msec applied in each direction along three mutually perpendicular axes. (See 4.6.3.1)

3.4.2 Vibration. The assembly shall be capable of operating as specified herein after exposure under the conditions of 3.1.3 to the vibration profile of figure 6. Duration of exposure shall be not less than 80 minutes in each of three mutually perpendicular axes. (See 4.6.3.2)

3.4.3 Operating temperature. The assembly shall be capable of operating as specified herein over the operating temperature range of -25°F to +125°F. (See 4.6.3.3, 4.6.3.4 and 4.6.3.5)

3.4.4 Storage temperature. The assembly shall be capable of operating as specified herein after exposure to storage temperature ranging from -65°F to +16°F. (See 4.6.3.3, 4.6.3.4 and 4.6.3.5)

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T04:25Z
Check the source to verify that this is the current version before use.




FIGURE 6. Vibration profile.

Source: https://assist.dla.mil -- Downloaded: 202640-23T01:25Z
Check the source to verify that this is the current version before use.

4. QUALITY Assurance PROVISIONS

4.1 Responsibility for inspection. Unless otherwise specified in the contract, the contractor is responsible for the performance of all inspection requirements as specified herein. Except as otherwise specified in the contract, the contractor may use his own or any other facilities suitable for the performance of the inspection requirements specified herein, unless disapproved by the Government. The Government reserves the right to perform any of the inspections set forth in the specification where such-inspections are deemed necessary to assure supplies and services conform to prescribed requirements.

4.2 Classification of inspections. The inspection requirements specified herein are classified as follows:

1. First article inspection (see 4.4).
2. Quality conformance inspection (see 4.5).

4.3 Inspection conditions. Unless otherwise specified, all inspections shall be performed in accordance with the quality assurance provisions of MIL-F-13926 and the conditions of 3.1.3.

4.4 First article. The requirement for first article approval and the designation of responsibility for first article inspection to either the Government or the contractor shall be specified in the contract.

4.4.1 Sample. The first article sample shall be three assemblies selected at random by the Government representative from the first fifteen production assemblies.

4.4.2 Inspection. The sample shall be subjected to all the inspections specified in tables II, III and IV.

4.4.3 Failure. Failure of any assembly to meet any requirement shall be cause for refusal to grant first article approval. The Government reserves the right to terminate first article inspection upon any failure of any assembly to comply with any stated requirement.

4.4.4 Responsiblity. The contractor, whether or not responsible, shall inspect the sample for conformance to all contractual requirements and shall submit a record of this inspection with the sample and certificates of conformance for materials. The Government reserves the right to witness inspections performed by the contractor.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T01:25Z
Check the source to verify that this is the current version before use.

TABLE II. Performance tests.

Item	Characteristic	Requirement	Test Procedure
101	Continuity	3.3.1	4.6.2.1
102	A-TRIGGER	3.3.2	4.6.2.2
103	VIDEO signal	3.3.3	4.6.2.3
104	MALF 3 signal	3.3.4	4.6.2.4
105	Reset signal	3.3.5	4.6.2.5
106	Test range signal	3.3.6	4.6.2.6
107	Reticle light signals	3.3.7	4.6.2.7
108	115V angle signals	3.3.8	4.6.2.8
109	Laser feedback signal	3.3.9	4.6.2.9
110	Stator signal	3.3.10	4.6.2.10
111	TPG inhibit (1) and min rng inhibit (3) signals	3.3.11	4.6.2.11

TABLE III. General tests.

Item	Characteristic	Requirement	Test Procedure
301	Fabrication	3.1	Applicable drawings - Visual
302	General specifications	3.1.2	MIL-F-13926 - Visual

TABLE IV. Environmental tests.

Item	Characteristic	Requirement	Test Procedure
303	Shock	3.4.1	4.6.3.1
304	Vibration	3.4.2	4.6.3.2
305	High Temperature	3.4.3 and 3.4.4	4.6.3.3
306	Low Temperature	3.4.3 and 3.4.4	4.6.3.4
307	Temperature cycling	3.4.3 and 3.4.4	4.6.3.5

Source: https://assist.dla.mil -- Downloaded: 202640-23T01:25Z
Check the source to verify that this is the currentversion before use.

4.5 Quality conformance inspection.

4.5.1 Procurement conditions. The following inspection plans shall 1 pply where the assembly is procured for use us a:

Use	Plan
a. Logistics spare assembly apart from the next higher assembly	A and C
b. Component assembly of the next higher aasembly.	B and C

4.5.2 Inspection plan A.

4.5.2.1 General sample and tests. One assembly, as a control sample, shall be selected at random by the Government representative frm each 100 assemblies produced and shall be subjected to all the tests in table III.

4.5.2.2 Environmental sample and tests. Three assemblies, as a control sample shall be selected at random by the Government representative from each 50 assemblies produced or from each month's production, whichever occurs first. All the tests in table IV shall be applied separately to each asmably in the sample.

4.5.2.3 Acceptance. Where any one asstily of either sample fails to meet any speclfled requirement the lot shall be rejected. Rejected lots shall be subject to the provisions of MIL-STD-105.

4.5.3 Inspection plan B.

4.5.3.1 Sample and tests. The sumple shall be selected by the Gove~nt representative m accordance with the provisions of MIL-STD-105. All the tests in table III and only the test of item 307 iu table IV shall be applied.

4.5.3.2 Acceptance. Where any one assembly fails to meet any specified requirement, the defective amsambly shall be removed from the lot and resubmitted only after all defects have been corrected.

4.5.4 Inspection plan C.

4.5.4.1 Sample and tests. Each assembly in every lot shall be subjected to all the tests m table II and shall be examined visually for completeness, improper assembly and evidence of poor workmanship.

Source: https://assist.dla.mil -• Downloaded: 202610-23T01:25Z
Check the source to verify that this is the currentversion before use.

4.5.4.2 Acceptance. Where any one assembly fails to meet any specified reurement, the defective assembly shall be removed from the lot and resubmitted only after all defects have been corrected.

4.5.5 Inspection equipment. Unless otherwise specified in the contract, the contractor shall supply, maintain and calibrate inspection equipment in accordance with the provision of MIL-I-45607 and MIL-STD-45662.

4.5.6 Pa ckaging inspection. The sampling and inspection of the preservation - packaging~ packing and container marking shall be in accordance with the provisions of packaging data sheet P11743417.

4.6 Methods of inspection.

4.6.1 Test equipment. Unless the assembly is procured apart from the next higher assembly? the test equipment in table V shall be used where specified to perfom the required test.

TABLE V. Test equipment.

Item	Part Number	Nomenclature
1	11750202	Automatic Card and Unit, Test Set
2	11750438	Adapter, Mirror/A Trigger and Buffer
3	11821457	Fixture Shock, Vertical and Horizontal Plane
4	11821458	Shock Adapter, Plate Vib Horz-Vert Plane/ Shock-Z
5	11821520	Automatic Test Assembly Central Processor Unit
6	11821866	Cable Assembly Mirror/A Trigger and Buffer FAT

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T01:25Z
Check the source to verify that this is the current version before use.

4.6.2 Performance teats.

4.6.2.1 Continuity. Use items 1, 2 and 5 of table V or suitable equipment in determine compliance with 3.3.1.

4.6.2.2 A-trigger. Use items 1, 2 and 5 of table V or suitable equipment to determine compliance with 3.3.2.

4.6.2.3 Video signal. Use items 1, 2 and 5 of table V or suitable equipment to determine compliance with 3.3.3.

4.6.2.4 MALF 3 signal. Use items 1, 2 and 5 of table V or suitable. equipment to determine compliance with 3.3.4.

4.6.2.5 Reset signal. Use items 1, 2 and 5 of table V or suitable equipment to determine compliance with 3.3.5.

4.6.2.6 Test range signal. Use items 1, 2 and 5 of table V or suitable equipment to determine compliance with 3.3.6.

4.6.2.7 Reticle light signals. Use items 1, 2 and 5 of table V or suitable equipment to determine compliance with 3.3.7.

4.6.2.8 115V angle signals. Use items 1, 2 and 5 of table V or suitable equipment to determine compliance with 3.3.8.

4.6.2.9 Laser feedback signal. Use items 1, 2 and 5 of table V or suitable equipment to determine compliance with 3.3.9.

4.6.2.10 Stator signal. Use items 1, 2 and 5 of table V or suitable equipment to determine compliance with 3.3.10.

4.6.11 TPG inhibit (1) and min rng inhibit (3) signals. Use items 1, 2 and 5 of table V or suitable equipment to determine compliance with 3.3.11.

4.6.3 Environmental tests.

4.6.3.1 Shock.

4.6.2.1.1 Basic design. Use items 3 and 4 of table V or mount the assembly in a suitable shock fixture and subject it to the shock test specified in MIL-STD-810, method 516.2, procedure I, figure 516.2-2. Apply three half sine wave shock pulses in each direction along the three axes. Peak amplitude shall be 20 ±3 g with a time duration of 18 ±3 msec measured at the 10 percent amplitude points. At the conclusion of this test, subject the assembly to the performance tests of table II.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T01:25Z
Check the source to verify that this is the current version before use.

4.6.3.1.2 High intensity. Use items 3 and 4 of table V or mount the l saambly in a suitable shock fixture and subject it to the shock test specified in MIL-STD-810, method 516.2, procedure IV, figure 516.2-1. Apply three sawtooth shock pulses in each direction along the three axes. Peak amlitude shall be 40 ±4 g with a time duration of 9 ±0.2 msec measured at the 10 percent amplitude points. At the conclusion of this test, subject the assembly to the performance tests of table II.

4.6.3.2 Vibration. Vibration A as specified in 4.6.3.2.1 shall be conducted only for first article inspection. Vibration B as specified in 4.6.3.2.2 shall be conducted only for quality conformance inspection.

4.6.3.2.1 Vibration A. Use item 4 of table V or mount the assembly in a suitable vibration fixture and subject the assembly to the vibration test specified in MIL-STD-810, method 514.2 procedure VIII, except that the test level shall be the vibration curve shown in figure 6 and duration of exposure shall be not less than 80 minutes per axis. At the conclusion of this test, subject the assembly to the performance tests of table II.

4.6.3.2.2 Vibration B. This test shall be conducted as in 4.6.3.2.1 except that the period of vibration shall be not leas than 15 minutes in each axis.

4.6.3.3 High temperature. Use item 6 of table V or suitable equipment and subject the assembly to the high temperature test specified in MIL-STD-810, method 501.1, procedure I. The highest operating temperature shall be 125°F. The performance tests of table II shall be applied.

4.6.3.4 Low temperature. Use item 6 of table V or suitable equipment and subject the assembly to the low temperature test specified in MIL-STD-810, method 502.1, procedure I. The storage temperature shall be -65°F. The lowest operatiug temperature shall be -25°F. The performance tests of table II shall be applied.

4.6.3.5 Temperature cycling. With power and loads of table I applied, subject the assembly to the temperature profile specified in figure 7. At the conclusion of this test, subject the assembly to the performance test of table II.

5. PACKAGING

5.1 Packaging, packing and marking. Packaging, packing and marking shall be in accordance with packaging data sheet P11743417. The level of protection shall be as specified in the procurement document. (See 4.5.6)

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T01:25Z
Check the source to verify that this is the current version before use.

6. NOTES

6.1 Intended use. The assembly is a module of the Control Commander's Sight and Receive-Tranmitter, Laser Ranging units and is intended for use in the Laser Fire Control Rangefinder (AN/VVG-2). The assembly:

a. Provides line drivers for the Video A-trigger, and reset signals.

b. Provides line receivers for the test range signal.

c. Generates the MALF signal.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T01:25Z
Check the source to verify that this is the current version before use.




FIGURE 7. Temperature cycling.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T01:25Z
Check the source to verify that this is the current version before use.

6.2 Ordering data. Procurement documents should specify the following

a. Title, number and date of this specification.

b. Special tests and examination as required, the type of inspection required and the activity responsible for testing and its facility.

c. Applicable packaging data sheet number (see 5.1).

d. Selection of applicable levels of preservation, packaging, and packing.

e. Applicable stock number.

f. First article inspection requirements.

6.3 Previous revisions of MIL-C-62205B was for the US Army Armament Research and Development Command's internal use only, and were not forwarded to the Naval Publications and Form Center for publication.

custodian:
Army-AR

Preparing Activity:
Army-AR
Project No: 1240-A772

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T01:25Z
Check the source to verify that this is the current version before use.