MILITARY SPECIFICATION

TRANSISTOR ASSEMBLY: 10525770

1. SCOPE

1.1 This specification covers one type of transistor assembly circuit board used in the Gun Direction Computer: M18. The transistor assembly consists of six power transistors used as regulators in the power supply circuits of the computer.

2. APPLICABLE DOCUMENTS

2.1 The following documents, of the issue in effect on date of invitation for bids or request for proposal, form a part of this specification to the extent specified herein.

SPECIFICATIONS

Military

MIL-F-13926	Fire Control Materiel, General Specification Governing the Manufacture and Inspection of
MIL-P-14232	Parts, Equipment and Tools for Ordnance Materiel: Packaging of
MIL-I-45607	Inspection Equipment, Supply and Maintenance of
MIL-C-46357	Computer, Gun Direction: M18; Manufacturing Processes and Inspection of

STANDARDS

Military

MIL-STD-105	Sampling Procedures and Tables for Inspection by Attributes
MIL-STD-109	Quality Assurance Terms and Definitions
MIL-STD-202	Test Methods for Electronic and Electrical Component Parts

DRAWINGS

U.S. Army Munitions Command

F10525770	Transistor Assembly: 10525770

FSC 1220

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:14Z
Check the source to verify that this is the current version before use.

PACKAGING DATA SHEET

M14002 Data Sheet, Master Packaging

(Copies of specifications, standards, drawings and packaging data sheets, required by the suppliers in connection with specific procurement functions should be obtained from the procuring activity or as directed by the contracting officer.)

3. REQUIREMENTS

3.1 Fabrication.- The transistor assembly shall be manufactured in accordance with Drawing F10525770 and drawings pertaining thereto.

3.2 General specifications.- The transistor assembly shall meet the following requirements of MIL-F-13926 and MIL-C-46357.

3.2.1 MIL-F-13926.

(a) Order of precedence
(b) Dimensions and tolerances
(c) Inorganic protective surface finishes
(d) Workmanship

3.2.2 MIL-C-46357.

(a) Etched circuit assembly
(b) Marking
(c) Handling

3.3 Environmental service conditions.

3.3.1 Vibration.- The transistor assembly shall be subjected to a simple harmonic motion having an amplitude of 0.015 inch (0.030 inch total excursion). The frequency shall be varied uniformly from 10 to 55 cycles per second (cps) and return to 10 cycles. This cycle shall be traversed in 1 minute ± 15 seconds. The motion shall be applied to the transistor assembly for a period of 10 minutes in each direction of the 3 mutually perpendicular axes (total of 30 minutes), relative to its normal operational position. Subsequent to vibration, the transistor assembly shall not be damaged or adversely affected and shall meet the requirements of 3.4.1.

3.3.2 Shock.- The transistor assembly shall withstand 3 shock impulses in the vertical plane relative to its normal mounting position. The acceleration of the shock impulses shall be 5 gravity units (G's). Pulse duration of each impulse shall be 11 ± 1 milliseconds. Subsequent to shock the item shall not have been damaged or adversely affected and shall meet the requirements of 3.4.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:14Z
Check the source to verify that this is the current version before use.

3.3.3 Temperatures.

3.3.3.1 Operating.- The transistor assembly shall meet the requirements of 3.4.2 and 3.4.3 while exposed to temperatures of -40°F and +135°F.

3.3.3.2 Storage.- The transistor assembly shall meet the requirements of 3.4.1 at a nominal temperature of between 60°F and 90°F after having been exposed to each temperature of -80°F and +160°F.

3.3.4 Humidity.

3.3.4.1 Operating.- The transistor assembly shall meet the requirements of 3.4.3 while exposed to an atmosphere with a relative humidity (RH) up to 97% at a temperature of +135°F.

3.3.4.2 Non-operating.- The transistor assembly shall meet the requirements of 3.4.1 after exposure to (and when thoroughly dried) an atmosphere with a RH of 100 percent including condensation, for a period of 4 hours.

3.3.5 Fungus resistance.- The transistor assembly shall show no evidence of damage and shall meet the requirements of 3.4.1 after being inoculated with the composite spore suspension specified in MIL-F-13926 and incubated at an ambient temperature of between 77°F and 84°F with a RH of 97 ± 27.

3.3.6 Salt spray.- The transistor assembly shall show no evidence of physical damage and meet the requirements of 3.4.1 immediately after exposure to a fine mist of a 5% salt solution concentration. The solution shall have a specific gravity of from 1.0268 to 1.0413 and RH between 6.5 and 7.2 at a temperature between 93° and 97°F.

3.4 Performance.- Unless otherwise specified the transistor assembly shall meet the performance requirements of this specification at nominal ambient temperatures between 60° and 90°F and at a barometric pressure of 28 to 32 inches of mercury with a RH up to 90%. The requirements of 3.4 inclusive shall apply for all six transistor circuits, since all circuits are identical (see 6.1).

3.4.1 Transistor circuits 1 through 6 - Nominal temperature operation (60° to 90°F).

3.4.1.1 Direct-current dc gain.- The dc gain shall be 110 maximum and 45 minimum, when the collector current (Ic) is 3.0 ± 0.1 amperes (amps) and the collector-to-emitter voltage (vce) is less than or equal to -1.75 volts, direct-current (Vdc).

3.4.1.2 DC leakage current.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:14Z
Check the source to verify that this is the current version before use.

3.4.1.2.1 Collector-to-base voltage (Vcb) of -2.0 Vdc.- The leakage current (Ico) shall be 0.3 milliamperes (ma) maximum when the collector-to-base voltage (Vcb) is -2.0 ± 0.2 Vdc.

3.4.1.2.2 Collector-to-base voltage (Vcb) of -55.0 Vdc.- The leakage current (Ico) shall be 2.6 ma maximum when Vcb is -55.0 ± 3.0 Vdc.

3.4.1.2.3 Emitter-to-base voltage (Veb) of -10 Vdc.- The leakage current (Ieo) shall be 1.0 ma maximum when Veb is -10.0 ± 1.0 Vdc.

3.4.1.3 DC saturation voltage (V_{CE} sat).- The DC saturation voltage (V_{ce} sat) shall be 0.65 Vdc maximum, when I_c is 3.0 ± 0.1 amps and I_b is 0.30 ± 0.04 amps.

3.4.2 Transistor circuits 1 through 6 - Low temperature operation (-40°F).

3.4.2.1 DC gain.- The dc gain shall be 110 maximum and 25 minimum, when I_c is 3.0 ± 0.1 amps and V_{ce} is less than or equal to -1.75 V_{dc}.

3.4.3 Transistor circuits 1 through 6 - High temperature operation (+135°F).

3.4.3.1 DC leakage current.- The leakage current, I_{co}, shall be 6.0 ma maximum when V_{cb} is -55.0 ± 3.0 V_{dc}.

4. QUALITY ASSURANCE PROVISIONS

4.1 Responsibility for inspection.- Unless otherwise specified in the contract or purchase order, the supplier is responsible for the performance of all inspection requirements as specified herein. Except as otherwise specified, the supplier may utilize his own facilities or any commercial laboratory acceptable to the Government. The Government reserves the right to perform any of the inspections set forth in the specification where such inspections are deemed necessary to assure supplies and services conform to prescribed requirements.

4.1.1 General provisions.- The component inspection requirements of MIL-F-13926 form a part of the Quality Assurance Provisions of this specification. Definitions of inspection terms shall be as listed in MIL-STD-109.

4.2 Inspection provisions.

4.2.1 Submission of product.- Unless otherwise specified herein, or by the contracting officer, inspection lot size, lot formation and presentation of lots shall be in accordance with "Submission of Product" as specified in MIL-STD-105.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:14Z
Check the source to verify that this is the current version before use.

4.2.2 Examinations and tests.- Except where otherwise specified herein, components and sub-assemblies shall be inspected in accordance with the "Inspection provisions for components and sub-assemblies" and the Sampling Plan Tables contained in MIL-F-13926. Examinations and tests related to section 3 herein shall be performed in accordance with Tables I, II and III and the test methods and procedures in 4.5. Examinations and tests for packaging, packing and marking shall be in accordance with MIL-P-14232 and Section 5 herein.

4.2.3 Acceptance and rejection.- Rejected lots shall be screened for all defective characteristics. Removal or correction of defective units and resubmittance of rejected lots shall be in accordance with "Acceptance and Rejection" as specified in MIL-STD-105.

4.2.4 Functional tests.- The requirements and tests in Table I shall be inspected on a 100% basis. All examinations and tests shall be conducted at the standard ambient temperature (60° to 90°F).

TABLE I
(100 percent inspection)

Characteristic	Requirement	Test Procedures
101. Direct-current dc gain	3.4.1.1	4.5.3.1
102. DC leakage current (Collector-to-base voltage (V_{cb}) of -2.0 V_{dc})	3.4.1.2.1	4.5.3.2
103. DC leakage current (Collector-to-base voltage (V_{cb}) of -55.0 V_{dc})	3.4.1.2.2	4.5.3.2
104. DC leakage current (Emitter-to-base (V_{eb}) of -10 V_{dc})	3.4.1.2.3	4.5.3.2
105. DC saturation voltage (V_{ce} sat)	3.4.1.3	4.5.3.3

4.3 Control tests.

4.3.1 General.- One transistor assembly shall be selected at random by a Government representative as a control sample from each 100 produced. The control sample shall meet the requirements and tests in Table II.

TABLE II

CONTROL TEST	REQUIREMENT	TEST PROCEDURES
301. Fabrication	3.1	Applicable drawings - visual
302. General specifications	3.2	MIL-F-13926 and MIL-C-46357 - visual

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:14Z
Check the source to verify that this is the current version before use.

4.3.2 Environmental.- Three units shall be selected at random by a Government representative as a control sample from each 50 produced or from each month's production, whichever occurs first. The control samples shall have met the requirements and tests in Table I and shall then meet the requirements and tests in Table III.

TABLE III

CONTROL TEST	REQUIREMENT	TEST PROCEDURES
303. Vibration	3.3.1	4.5.1.1
304. Shock	3.3.2	4.5.1.2
305. Humidity-Operating	3.3.4.1, 3.4.3	4.5.1.3.2
306. Humidity-Non-operating	3.3.4.2	4.5.1.3.1
307. Salt spray	3.3.6	4.5.1.4
308. Operating temperature	3.3.3.1	4.5.1.5
309. Storage temperature	3.3.3.2	4.5.1.5
310. DC gain (-40°F)	3.4.2.1	4.5.4.1
311. DC leakage current (+135°F)	3.4.3.1	4.5.5.1

4.3.3 Control test failure.- Should any one item of a control test sampling fail to meet the specified test requirements, acceptance of the product will be suspended by the Government until necessary corrections have been made by the contractor and the resubmitted samples have been approved.

4.4 Inspection equipment.- Except as otherwise provided for by the contract, the contractor shall supply equipment in accordance with the applicable requirements of MIL-I-45607. The Government reserves the right to use the test equipment for its own independent inspections to the extent that such use will not unduly interfere with the contractor's delivery schedule.

4.4.1 Contractor design.- The contractor shall provide inspection equipment compatible with the "Test Methods and Procedures" specified in 4.5 and with the "Component Inspection" and "Test Facilities" requirements of MIL-F-13926. Since tolerance of test equipment is normally considered to be within 10% of the product tolerance for which it is intended, this inherent error in the test equipment design must be considered as part of the prescribed product tolerance limit. Thus, concept, construction, materials, dimensions and tolerances used in the design of test equipment shall be so selected and controlled as to insure that the test equipment will reliably indicate acceptability of a product which does not exceed 90% of the prescribed tolerance limit, and permit positive rejection when non-conforming. Construction shall be such as to facilitate routine calibration of test equipment.

4.4.1.1 Test equipment.- In conjunction with 4.4.1, the following test equipment shall be utilized in the performance of the applicable tests as specified in 4.5:

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:14Z
Check the source to verify that this is the current version before use.

Item Number	Description
1. Voltage measuring	D.C. with a range from 0 - 60 Vdc ± 2%. Input impedance of 1 megohm or greater.
2. Ammeter	D.C. with a range from 0 - 5 amps ± 2% full scale.
3. Milliammeter	D.C. with a range from 0 - 200 milliamps ± 2% full scale.

4.5 Test methods and procedures.

4.5.1 Environmental.

4.5.1.1 Vibration.- The vibration test shall be made on a device with means provided for measuring and controlling the direction of vibration and ajusting the amplitudes and frequencies to keep them within the specified limits of 3.3.1. The measuring instruments of the testing device shall be capable of measuring the vibration amplitude within plus or minus 5 percent, and capable of measuring the frequency within plus or minus 2 percent. The test shall be performed in accordance with the requirements specified in 3.3.1 with the transistor assembly rigidly mounted in its normal operating position. Subsequent to the vibration test, the transistor assembly shall show no damage or defect resulting from the test when examined by visual and tactile means. The transistor assembly shall then be inspected as specified in 4.5.1.2 prior to determining compliance with requirements specified under 3.4.1.

4.5.1.2 Shock.- This test shall be conducted in accordance with Procedure II of the shock test defined in MIL-F-13926 except that the transistor assembly shall be shocked in the vertically plane only. The impact (shocks) and "G" value shall be in accordance with 3.3.2. A receiving device, representing the connector receptacle that receives the transistor assembly in the computer, shall be secured to the horizontal surface of the shock tester. Each end of the receiving device shall be clamped such that the female receiving slot will hold the unit in a vertical plane. The unit will then be inserted into the receiving device and shocked. Subsequent to imposing the number of impacts required, a visual examination shall be made for damages or defects to determine compliance with 3.3.2 and then the unit will be inspected as specified in 4.5.1.3 prior to determining compliance with 3.4 as required by 3.3.2.

4.5.1.3 Humidity.

4.5.1.3.1 Non-operating.- This test shall be conducted in accordance with the conditions in 3.3.4.2 and the humidity test defined in Procedure I of MIL-F-13926 except that the 4-1/2 hour period shall be reduced to 2 hours, the 6 hour period reduced to 2 hours, and the total test period shall not exceed 5.5 hours per cycle. The unit shall then be thoroughly dried and then subjected to the test in 4.5.1.3.2 prior to meeting the specified requirements of 3.4.1 as required by 3.3.4.2.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:14Z
Check the source to verify that this is the current version before use.

4.5.1.3.2 Operating.- This test shall be conducted in accordance with the conditions in 3.3.4.1 and the humidity test defined in Procedure III of MIL-F-13926 except that the humidity shall be maintained at 97 ± 5 percent for the 24 hour period, and the test shall cease at the end of that period (Method 106 of MIL-STD-202 shall be excluded). Throughout the test the unit shall be operated in accordance with 4.5.5 to determine compliance with 3.3.4.1.

4.5.1.4 Salt spray.- The transistor assembly shall be subjected to the conditions in 3.3.6 and the salt spray test defined in MIL-STD-202, Condition B. Immediately after exposure, the transistor assembly shall be inspected for any physical damage, then tested in accordance with 4.5.3.2. The transistor assembly shall subsequently be inspected as specified in 4.5.1.5 prior to determining compliance with 3.4.1 as required by 3.3.6.

4.5.1.5 Temperature (operating and storage).- After being subjected to all environmental tests specified above, the transistor assembly shall be subjected to Test Procedure I specified in MIL-F-13926, except the temperatures specified in 3.3.3 shall apply. While at the operating temperatures of 3.3.3.1, the transistor assembly shall be tested in accordance with 4.5.4 and 4.5.5 to determine compliance with the requirements of 3.4.2 and 3.4.3 as required by 3.3.3.1. The temperature shall then be returned to standard temperature (60° to 90°F) and the transistor assembly shall be tested in accordance with 4.5.2 to 4.5.5.1 inclusive to determine compliance with 3.3.3.2.

4.5.1.6 Fungus.- To determine compliance with 3.3.5, one of the first 5 transistor assemblies produced shall be submitted for testing in accordance with the fungus test defined in MIL-F-13926. After approval, subsequent acceptance for fungus requirements may be by certification.

4.5.2 Performance.

4.5.2.1 Power supplies.- The power supplies required for the functional tests of this assembly are specified in Table IV.

4.5.2.2 Assembly terminal numbers.- Table V is a list of the terminal numbers on the printed circuit conductor to be used in the electrical tests of this assembly. For each separate circuit, the terminal pins listed in each column for that circuit shall be externally connected together so that current is divided among all terminals.

4.5.2.3 Test circuits.- The test circuits shown in Figures 1 to 3 (inclusive) are given only as a guide. Any test circuit configurations that achieve the test conditions called for in Tables IV - VIII (inclusive) may be used.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:14Z
Check the source to verify that this is the current version before use.

4.5.3 Transistor circuits 1 through 6 (60° to 90°F).

4.5.3.1 DC current gain.- With the test circuit in Figure 1 connected in succession to each of the circuits in Table V and under the test conditions noted in Table VI, the current I_B shall be within the range shown in the Table VI column labeled Nominal Operating Temperatures to determine compliance with 3.4.1.1.

4.5.3.2 DC leakage current.- With the test circuit in Figure 2 connected in succession to each of the circuits in Table V and under the test conditions noted in Table VII, the leakage currents shall be less than the maximum values shown in the Table VII column labeled Nominal Operating Temperatures to determine compliance with 3.4.1.2.1 to 3.4.1.2.3 inclusive.

4.5.3.3 DC saturation voltage.- With the test circuit in Figure 3 connected in succession to each of the circuits in Table V and under the test conditions noted in Table VIII, the saturation voltage $V_{CE\ SAT}$ shall be less than the maximum value shown in Table VIII to determine compliance with 3.4.1.3.

4.5.4 Transistor circuits 1 through 6 - Low operating temperature (-40°F).

4.5.4.1 DC current gain.- With the test circuit in Figure 1 connected to each of the circuits in Table V and under the test conditions noted in Table VI, the current I_B shall be within the range shown in the Table VIII column labeled Low Operating Temperatures to determine compliance with 3.4.2.1.

4.5.5 Transistor circuits 1 through 6 - High operating temperature (+135°F).

4.5.5.1 DC leakage current.- With the test circuits in Figure 2 connected in succession to each of the circuits in Table V and under the test conditions noted in Table VII, the leakage currents shall be less than the maximum values shown in the Table VII column labeled High Operating Temperatures to determine compliance with 3.4.2.2.

TABLE IV

DC SUPPLY NOMINAL VOLTAGE (VOLTS DC)	VOLTAGE TOLERANCE (VOLTS DC)	MAX. RIPPLE (AC VOLTS RMS)	MAXIMUM CURRENT REQUIREMENTS (AMPS DC)
1.0	± 0.05	0.01	3.10
2.0	± 0.10	0.02	0.01
10.0	± 0.50	0.10	3.30
55.0	± 2.00	0.30	0.01

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:14Z
Check the source to verify that this is the current version before use.

TABLE V - ASSEMBLY TERMINAL NUMBERS

CIRCUIT NO.	INPUT (EMITTER)	CONTROL (BASE)	OUTPUT (COLLECTOR)
1	13A, 13B, 14A, 14B, 15A, 15B, 17A, 17B	10A, 11A, 12A	1B, 2B, 3B, 4B, 5B, 6B, 7B, 8B
2	1A, 2A, 3A, 4A, 5A, 6A, 7A, 8A	10B, 11B, 12B	18A, 18B, 19A, 19B, 20A, 20B, 22A, 22B
3	36A, 36B, 37A, 37B, 38A, 38B, 39A, 39B	33A, 34A, 35A	24B, 25B, 26B, 28B, 29B, 30B, 31B, 32B
4	24A, 25A, 26A, 28A, 29A, 30A, 31A, 32A	33B, 34B, 35B	40A, 40B, 41A, 41B, 43A, 43B, 44A, 44B
5	62A, 62B, 63A, 63B, 64A, 64B, 65A, 65B	59A, 60A, 61A	50B, 51B, 52B, 54B, 55B, 56B, 57B, 58B
6	50A, 51A, 52A, 54A, 55A, 56A, 57A, 58A	59B, 60B, 61B	45A, 45B, 46A, 46B, 48A, 48B, 49A, 49B

TABLE VI - DC CURRENT GAIN TEST

CIRCUIT NO.	TEST CONDITIONS		OPERATING TEMPERATURES			
	VOLTAGE V_{CE} (Volts dc)	CURRENT I_C (Amps dc)	Low Current I_B (ma dc)		Nominal Current I_B (ma dc)	
			Min.	Max.	Min.	Max.
1	1.75 ± 0.5	3.0 ± 0.1	28.2	116.0	28.2	64.4
2	1.75 ± 0.5	3.0 ± 0.1	28.2	116.0	28.2	64.4
3	1.75 ± 0.5	3.0 ± 0.1	28.2	116.0	28.2	64.4
4	1.75 ± 0.5	3.0 ± 0.1	28.2	116.0	28.2	64.4
5	1.75 ± 0.5	3.0 ± 0.1	28.2	116.0	28.2	64.4
6	1.75 ± 0.5	3.0 ± 0.1	28.2	116.0	28.2	64.4

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:14Z
Check the source to verify that this is the current version before use.

TABLE VII - DC LEAKAGE CURRENT TEST


CIRCUIT NO.	TEST CONDITIONS			OPERATING TEMPERATURES	
				NOMINAL	HIGH
	S1	S2	Voltage (Volts dc)	MAX CURRENT (ma dc)	MAX CURRENT (ma dc)
1	Open	Closed	V_{CB} = 2.0±0.2V	0.3 ma	-
	Open	Closed	V_{CB} = 55.0±3.0V	2.6 ma	6.0
	Closed	Open	V_{EB} = 10.0±1.0V	1.0 ma	-
2	Open	Closed	V_{CB} = 2.0±0.2V	0.3 ma	-
	Open	Closed	V_{CB} = 55.0±3.0V	2.6 ma	6.0
	Closed	Open	V_{EB} = 10.0±1.0V	1.0 ma	-
3	Open	Closed	V_{CB} = 2.0±0.2V	0.3 ma	-
	Open	Closed	V_{CB} = 55.0±3.0V	2.6 ma	6.0
	Closed	Open	V_{EB} = 10.0±1.0V	1.0 ma	-
4	Open	Closed	V_{CB} = 2.0±0.2V	0.3 ma	-
	Open	Closed	V_{CB} = 55.0±3.0V	2.6 ma	6.0
	Closed	Open	V_{EB} = 10.0±1.0V	1.0 ma	-
5	Open	Closed	V_{CB} = 2.0±0.2V	0.3 ma	-
	Open	Closed	V_{CB} = 55.0±3.0V	2.6 ma	6.0
	Closed	Open	V_{EB} = 10.0±1.0V	1.0 ma	-
6	Open	Closed	V_{CB} = 2.0±0.2V	0.3 ma	-
	Open	Closed	V_{CB} = 55.0±3.0V	2.6 ma	6.0
	Closed	Open	V_{EB} = 10.0±1.0V	1.0 ma	-

TABLE VIII - DC SATURATION VOLTAGE TEST


CIRCUIT NO.	TEST CONDITIONS		MAX. VOLTAGE $V_{CE_{SAT}}$
	CURRENT I_C (amps dc)	CURRENT I_B (amps dc)	(volts dc)
1	3.0 ± 0.1	0.30 ± 0.04	0.65
2	3.0 ± 0.1	0.30 ± 0.04	0.65
3	3.0 ± 0.1	0.30 ± 0.04	0.65
4	3.0 ± 0.1	0.30 ± 0.04	0.65
5	3.0 ± 0.1	0.30 ± 0.04	0.65
6	3.0 ± 0.1	0.30 ± 0.04	0.65

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:14Z
Check the source to verify that this is the current version before use.


POWER TRANSISTOR ASSEMBLY TEST CIRCUITS



DC CURRENT GAIN TEST
FIGURE 1



WITH S1 CLOSED AND S2 OPEN, AMMETER READS I_{CEO}
WITH S1 OPEN AND S2 CLOSED, AMMETER READS I_{CO}
DC LEAKAGE CURRENT TEST
FIGURE 2



SATURATION VOLTAGE ($V_{CE\,SAT}$) TEST
FIGURE 3

NOTE - THE ABOVE CIRCUITS AND COMPONENT VALUES ARE GIVEN ONLY AS A GUIDE. ANY EQUIVALENT TEST CIRCUIT CONFIGURATION MAY BE USED TO ACHIEVE THE TEST CONDITIONS SPECIFIED IN EACH TEST PARAGRAPH.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:14Z
Check the source to verify that this is the current version before use.

5. PREPARATION FOR DELIVERY

5.1 Preservation, packaging and packing.- Preservation, packaging and packing shall be in accordance with Master Packaging Data Sheet M14002.

6. NOTES

6.1 Intended use.- This assembly consists of six PNP germanium power transistors (Part No. 10525749) which are used as series or shunt regulating elements in the power supplies used in the computer. These transistors operate either class A (between outoff and saturation) or as a switch (cutoff or saturated). The impedance presented by each transistor may be conveniently controlled by the base. Regulation of the external circuit is thereby obtained.

6.2 Ordering data.- Procurement documents should specify the following:

(a) Title, number and date of this specification
(b) Selection of applicable levels of preservation, packaging and packing
(c) Applicable stock number
(d) Applicable packaging data sheet (see 5.1)
(e) A block of serial numbers to identify each transistor assembly

Custodian:

Army - MU

Preparing activity:

Army - MU

Project No. 1220-A175Y

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:14Z
Check the source to verify that this is the current version before use.