USED IN LIEU OF
MIL-C-52853B
23 July 1980

MILITARY SPECIFICATION

CONTROL UNIT, ALARM SET:

C-9412/FSS-9(V)

This limited coordination military specification has been prepared by the US Army Belvoir Research and Development Center, based upon currently available technical information but it has not been approved for promulgation as a coordinated revision of MIL-C-52853. It is subject to modification. However, pending its promulgation as a coordinated military specification, it may be used in acquisition.

1. SCOPE

1.1 Scope. This specification covers the alarm set control unit. It is used to process signals from intrusion detection sensors and to control the mode of operation of an area which has been secured. It is a component of the Joint-Services Interior Intrusion Detection System (J-SIIDS).

2. APPLICABLE DOCUMENTS

2.1 Government documents.

2.1.1 Specifications and standards. Unless otherwise specified, the following specifications and standards of the issue in that issue of the Department of Defense Index of Specifications and Standards (DoDISS) specified in the solicitation form a part of this specification to the extent specified herein.

Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use in improving this document should be addressed to: USA Belvoir Research and Development Center, ATTN: STRBE-DS, Fort Belvoir, VA 22060-5606 by using the self-addressed Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter.

FSC 6350

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

SPECIFICATIONS

FEDERAL

QQ-S-781	- Strapping, Steel, and Seals.
PPP-B-566	- Boxes, Folding, Paperboard.
PPP-B-601	- Boxes, Wood, Cleated-Plywood.
PPP-B-636	- Boxes, Shipping, Fiberboard.
PPP-B-676	- Boxes, Setup.

MILITARY

MIL-P-116	- Preservation, Methods of.
MIL-G-20241	- Gasket Material, Wool Felt, Impregnated, Adhesive, Pressure-Sensitive.
MIL-S-81733	- Sealing and Coating Compound, Corrosion Inhibitive.

STANDARDS

FEDERAL

FED-STD-101	- Test Procedures for Packaging Materials.

MILITARY

MIL-STD-105	- Sampling Procedures and Tables for Inspection by Attributes.
MIL-STD-129	- Marking for Shipment and Storage.
MIL-STD-130	- Identification Marking of US Military Property.
MIL-STD-454	- Standard General Requirements for Electronic Equipment.
MIL-STD-461	- Electromagnetic Interference Characteristics Requirements for Equipment, Subsystem and System.
MIL-STD-781	- Reliability Design Qualification and Production Acceptance Tests: Exponential Distribution.
MIL-STD-810 1/	- Environmental Test Methods.
MIL-STD-889	- Dissimilar Metals.
MIL-STD-1186	- Cushioning, Anchoring, Bracing, Blocking, and Waterproofing, with Appropriate Test Methods.
MIL-STD-45662	- Calibration System Requirements.

1/ The "C" revision of MIL-STD-810 shall be used.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

2.1.2 Government drawings. The following Government drawings form a part of this specification to the extent specified herein.

DRAWINGS

ME

TA13220E4200	- Control Unit, Alarm Set C-9412/FSS-9(V).
TA13220E4213	- Printed Wiring Board Assembly, Tamper/Alarm.
TA13220E4214	- Printed Wiring Board Assembly, Voltage Monitor.
TA13220E4215	- Printed Wiring Board Assembly, Audible Alarm.
TA13220E4216	- Printed Wiring Board Assembly, Instantaneous Alarm.
TA13220E4217	- Printed Wiring Board Assembly, Latched Alarm.
TA13220E4218	- Printed Wiring Board Assembly, Alarm I.D.
TA13220E4219	- Printed Wiring Board Assembly, L.E.D.
TA13220E4225	- Interconnecting Wiring Subassembly, Status Processor.
TA13226E1152	- Power Supply, Control Unit Assembly.

(Copies of specifications, standards and drawings required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting officer.)

2.2 Order of precedence. In the event of a conflict between the text of this specification and the references cited herein, the text of this specification shall take precedence.

3. REQUIREMENTS

3.1 Description. The alarm set control unit, hereinafter called "CU", shall be in accordance with Top Assembly TA13220E4200 and as specified herein.

3.1.1 Major components. The CU shall consist of the following major components:

a. CU enclosure assembly.
b. Power supply assembly TA13226E1152.
c. Printed wiring board (PWB) assembly, tamper/alarm TA13220E4213.
d. PWB assembly, voltage monitor TA13220E4214.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

e. PWB assembly, audible alarm (AA) TA13220E4215.
f. PWB assembly, instantaneous alarm TA13220E4216.
g. PWB assembly, latched alarm TA13220E4217.
h. PWB assembly, alarm I.D. TA13220E4218.
i. PWB assembly, LED TA13220E4219.
j. Interconnecting wiring subassembly, TA13220E4225.

When specified (see 6.2), any of the major components listed above shall be furnished separately.

3.1.2 Function. The CU is the central control element of J-SIIDS. Its primary function is to process signals from intrusion detection sensors and to monitor the status of the controlled zone. This information is applied to output (data link) terminals for transmittal to peripheral monitor equipment. The CU also supplies primary and emergency power to its associated sensors; provides "secure", "access", and "test" modes of system operation within the controlled zone; and maintains control zone subsystem security by monitoring interconnecting sensor and audible alarm signal lines, and by providing antitamper protection for its own enclosure.

3.1.3 Drawings. The drawings forming a part of this specification are end product drawings. No deviation from the prescribed dimensions or tolerances is permissible without prior approval of the contracting officer. Where tolerances could cumulatively result in incorrect fits, the contractor shall provide tolerances within those prescribed on the drawings to insure correct fit, assembly, and operation of the control unit or major components when furnished separately. Any data (e.g. shop drawings, layouts, flow sheets, processing procedures, etc.) prepared by the contractor or obtained from a vendor to support fabrication and manufacture of the production item shall be made available, upon request, for inspection by the contracting officer or his designated representative.

3.2 First article. When specified (see 6.2), a sample shall be subjected to first article inspection (see 4.3 and 6.3).

3.3 Material. Material shall be as specified herein and on the applicable drawings. Materials not specified shall be selected by the contractor and shall be subject to all provisions of this specification.

3.3.1 Material deterioration and control. The CU shall be fabricated from compatible materials, inherently corrosion and deterioration resistant or treated to provide protection against the various forms of corrosion and deterioration that may be encountered in any of the applicable storage and operating environment to which the item may be exposed.

3.3.1.1 Dissimilar metals. Dissimilar metals, as defined in MIL-STD-889, shall be electrically insulated from one another to minimize or prevent galvanic corrosion. Insulation may be provided by an insulating barrier such as a corrosion inhibiting sealant conforming to MIL-S-81733 or chromate tape conforming to MIL-G-20241. Protection against any galvanic corrosion could also be obtained by exclusion of the electrolyte if feasible.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

3.3.1.2 Identification of materials and finishes. The contractor shall identify the specific material, material finish or treatment for use with components and sub-components, and shall make information available, upon request, to the contracting officer or designated representative.

3.3.2 Recovered materials. For the purpose of this requirement, recovered materials are those materials which have been collected from solid waste and reprocessed to become a source of raw materials, as distinguished from virgin raw materials. The components, pieces and parts incorporated in the CU may be newly fabricated from recovered materials to the maximum extent practicable, provided the CU produced meets all other requirements of this specification. Used, rebuilt or remanufactured components, pieces and parts shall not be incorporated in the CU.

3.4 Environmental conditions. The CU and major components when furnished separately shall withstand individual environmental conditions specified herein, or combinations thereof, without damage (see 6.4.3), performance degradation, or malfunction when tested as specified in 4.5.2.5.

3.4.1 Operational.

a. Temperature range: -20° F to +150° F.

b. Humidity: up to 95 percent relative.

3.4.2 Non-operational and storage.

a. Temperature range: -30° F to +165° F.

b. Humidity: up to 95 percent relative.

c. Shock: bench handling; equipment not operating (without battery).

3.5 Detailed technical requirements. The CU shall perform as specified herein and shall not false alarm (see 6.4.1) or give other false indications (incorrect access or secure or ac fail indication) under any of the operating test conditions specified herein.

3.5.1 Tamper protection. The CU tamper switch shall be assembled into the CU enclosure such that the switch contacts open with not less than 0.125 inch nor more than 0.250 inch of door movement and before the door flanges are disengaged.

3.5.2 Terminal board connections. All terminal boards and terminals shall be labeled. The required function of each terminal board and each terminal is as follows:

Source: https://assist.dla.mil -- Downloaded: 202640-26T04:10Z
Check the source to verify that this is the current version before use.

Terminal Board and Terminal No.		Function
TB1	1/	Alternating current (ac) power interface
1		ac high
2		ac neutral
3		Ground
4		Switched ac (high)
5		ac indicator lamp (negative)
6		ac indicator lamp (positive)
TB2	1/	CU subassembly interface
1		27.5 Volts, direct current (Vdc) (battery positive)
2		27.5 Vdc
3		20.0 Vdc
4		Ground (battery negative)
5		5 Vdc
TB3	1/	CU subassembly interface
1		ac presence output
2		ac presence output
3		Sonalert input (positive)
4		Sonalert input (negative)
TB4	1/	AA interface
1		Alarm output
2		Signal common
3		Tamper input
4		5 Vdc
TB5	1/	AA interface
1		ac power (high)
2		ac power (neutral)
3		Ground
TB6		Data link interface
S1-I		Instantaneous alarm signal
S1-IR		Instantaneous alarm signal return
S1-D		Delayed alarm signal
S1-DR		Delayed alarm signal return
S-2		Access-secure signal
S-2R		Access-secure signal return
S-3		ac power on/off signal

1/ Indicates TB's physically located on power supply assembly.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

Terminal Board and Terminal No.	Function
TB7	Data link interface
S-3R	ac power on/off signal return
S-4	Ground
S-5	20 Vdc
S-6	dc return
S-7	Resynchronization (resync) initiation
S-8	Dialer tamper signal
S-9	Dialer tamper return
TB8-F	Duress sensor interface
1	Duress alarm signal
2	Signal common
3	Tamper alarm signal
4	20 Vdc
5	dc return
6	Ground
7	AA inhibit signal
TB9-A thru TB13-E	Intrusion sensor interface
1	Intrusion alarm signal
2	Signal common
3	Tamper alarm signal
4	20 Vdc
5	dc return
6	Ground
7	Access command signal (27.5 Vdc)

3.5.3 External inputs to CU. The CU shall recognize and process alarm and non-alarm inputs from the duress sensor, intrusion sensors, and the AA. Three types of alarm inputs shall be recognized; duress alarms, intrusion alarms, and tamper alarms. The criteria for recognizing the alarm or non-alarm state from duress and intrusion sensors at any specific input shall be as follows:

a. Alarm state: CU shall recognize the alarm state when the resistance across the input terminals is greater than or equal to 100 kilohms (K ohms) for greater than or equal to 135 ms.

b. Non-alarm state: The CU shall recognize the non-alarm state when the resistance across the input terminals is less than or equal to 20K ohms. The temporary existence of a resistance greater than or equal to 100K ohms for less than 65 ms, when the resistance before and after is less than or equal to 20K ohms, shall be processed as the non-alarm state.

Source: https://assist.dla.mil -- Downloaded: 202640-26T04:10Z
Check the source to verify that this is the current version before use.

3.5.3.1 Intrusion alarms. Alarm states presented between the intrusion alarm signal and signal common input terminals on TB9-A through TB13-E shall be processed as intrusion alarms.

3.5.3.2 Duress alarms. Alarm states presented between the duress alarm signal and signal common input terminals on TB8-F shall be processed as duress alarms.

3.5.3.3 Tamper alarms. Alarm states presented between tamper alarm signal and signal common input terminal pairs on TB8-F and TB9-A through TB13-E and between TB7-S-8 and TB7-S-9 shall be processed as tamper alarms. Presence of a voltage less than 1 Vdc across the AA input terminals TB4-3 and -2 shall also be processed as a tamper alarm. Presence of a voltage of 5 +1 Vdc across these terminals shall be recognized as the non-alarm state. The CU shall also recognize tamper alarms from internal sources specified in 3.5.4.

3.5.4 Internal tamper alarm sources. In addition to the external sources, tamper alarms shall also be recognized when internally generated by the tamper switch and by the regulated voltage monitor circuit. The CU shall recognize the presence of 20 ±1 Vdc at terminal TB2-3 reference TB2-4 as a non-tamper alarm and the presence of less than or equal to 18.6 Vdc or greater than or equal to 21.4 Vdc as a tamper alarm.

3.5.5 CU outputs. The CU shall process the alarm and other status inputs as specified herein and provide impedance or voltage levels, as appropriate, on specified output terminal pairs on TB6, TB7, and TB4. The CU shall present either a high impedance of greater than 100K ohms or a low impedance of less than 2K ohms in accordance with the following:

Terminals (TB6 and TB7)	Status (Impedance State)
S1-I reference S1-IR	Instantaneous alarm (high), non-alarm (low)
S1-D reference S1-DR	Delayed alarm (high), non-alarm (low)
S-2 reference S-2R	Secure mode (high), test/reset or access mode (low)
S-3 reference S-3R	ac power off (high), on (low)

The CU shall also provide alarm/non-alarm outputs at output terminals TB4-1 reference TB4-2. In the non-alarm condition a 5 ±0.5 Vdc signal shall be provided on TB4-1. In the alarm condition a 0 to 1 Vdc signal shall be provided on TB4-1.

3.5.6 Alarm signal processing. The CU shall process input alarms from external and internal sources and provide outputs dependent on the type of input alarm, the settings of the mode switch (see 3.5.7), the setting of the latch/non-latch switch and timing relationships specified herein.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the currentversion before use.

3.5.6.1 Instantaneous alarm output. Tamper and duress alarm inputs of sufficient duration shall immediately cause the alarm state to be presented at the instantaneous alarm output (TB6-S1-I and its return), regardless of the mode switch setting. Intrusion alarm inputs of sufficient duration shall immediately cause the alarm state to be presented to the instantaneous alarm output, except when the mode switch is in the ACCESS position, the intrusion alarm input shall not be processed. Once initiated, the alarm state at the instantaneous output shall be present until 10 ±2 seconds after removal of all input alarms. In the TEST/RESET mode switch setting, a sonalert (see 3.5.11.3.1) physically located in the power supply shall sound whenever an alarm is present at the instantaneous alarm output.

3.5.6.2 Delayed alarm output for tamper and duress alarm inputs. Tamper and duress alarm inputs of sufficient duration shall immediately cause the alarm state to be presented at the delayed alarm output (TB6-S1-D and its return), regardless of the mode switch setting. In the NON-LATCH switch position, the delayed output shall automatically reset to the non-alarm state 10 ±2 seconds after removal of the alarm input, in all three modes. In the LATCH position, when in ACCESS or SECURE mode, the delayed output shall be latched in the alarm state until reset by momentarily rotating the mode switch to the TEST/RESET position, at which time the delayed output shall return to the non-alarm state, provided the input alarm has been removed. The latch/non-latch switch has no affect on the delayed alarm output in the TEST/RESET mode. The delayed alarm output shall automatically reset 10 ±2 seconds after removal of the input alarm.

3.5.6.3 Delayed alarm output for intrusion alarms. In the ACCESS mode switch setting, intrusion alarms shall be inhibited. In the TEST/RESET setting, any intrusion alarm input shall immediately result in an alarm output at the delayed alarm output terminals. This alarm state shall continue for the duration of the alarm and 10 ±2 seconds after removal of the alarm input. In the SECURE mode setting, intrusion alarms shall be subject to an entrance and exit time delay as specified in 3.5.6.3.1. Once initiated, if the latch/non-latch switch is in the NON-LATCH position, the delayed output alarm shall be present for 10 ±2 seconds if the input alarm has been removed, or until 10 +2 seconds after removal of the input alarm if the input alarm was still present after expiration of the entrance delay. If the latch/non-latch switch is in the LATCH position an alarm output once initiated shall remain until reset by rotating the mode switch to the TEST/RESET position.

3.5.6.3.1 Entrance and exit time delay functions. When the mode switch is rotated to the SECURE position, a time interval, the exit time delay, shall be initiated. During the exit time delay interval intrusion alarm inputs shall be inhibited from causing delayed alarm outputs. This time interval period shall be adjustable from a minimum of 10 ±2 seconds to a maximum of 115 ±35 seconds by adjusting potentiometer R6 on the A9 circuit card. Intrusion alarm inputs occurring after expiration of the exit delay shall not be presented at the delayed alarm output until after expiration of an additional time interval, the entrance time delay. This time interval shall be adjustable from a minimum

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

of 10 +2 seconds to a maximum of 115 ±35 seconds by adjusting potentiometer R8 on the A10 circuit card. The entrance delay shall only be able to be initiated after expiration of the exit delay, but once initiated shall result in a delayed alarm output after its expiration, unless reset by rotating the mode switch to the TEST/RESET position before expiration of the entrance delay.

3.5.6.4 Alarm outputs to AA. Alarm outputs to the AA presented at TB4-1 reference TB4-2, shall track delayed alarm outputs at TB6-S1-D for tamper and intrusion input alarms, except that alarm outputs to the AA, once initiated, shall latch regardless of the position of the latch/non-latch switch. Alarm outputs shall be reset by rotating the mode switch to the TEST/RESET position. Duress alarm inputs shall be inhibited from causing alarm outputs to the AA.

3.5.7 Mode switch. The CU mode switch shall be a three position, key-operated, double-action, high security type switch. Two keys shall be furnished for the lock. The key shall be removable only in the SECURE position. The switch shall be capable of 50,000 switching operations opening a 30-volt, 100 milliampere (mA) direct current (dc) circuit (resistive load), and shall be sealed against dirt and dust. The CU operational requirements in each of the three positions shall be as specified in 3.5.7.1 through 3.5.7.3.

3.5.7.1 Access. In the ACCESS mode a low impedance state shall be presented between terminals TB6-S-2 and -S-2R within one second of the time the switch is rotated from the SECURE position. This low impedance state shall be maintained while the switch is in the ACCESS position and for 5.25 ±0.75 seconds after being rotated into the SECURE position. Alarm processing shall be as specified in 3.5.6. The 27.5 Vdc battery charging voltage shall be supplied to each of the terminal 7's reference terminal 2's of TB9-A through TB13-E.

3.5.7.2 Test/reset. In the TEST/RESET mode a low impedance state shall be presented between terminals TB6-S-2 and -S-2R within one second of the time the switch is rotated from the SECURE position. This low impedance state shall be maintained for as long as the switch is in TEST/RESET position and for an additional minimum period of 5.25 ±0.75 seconds after the switch is returned to the SECURE positon. Alarm processing shall be as specified in 3.5.6. The sonalert shall be enabled in this mode and shall sound each time and for as long as an alarm output exists between TB6-S1-I and its return. The alarm output at TB6-S1-D and its return shall track the output at TB6-S1-I and its return during the TEST/RESET mode.

3.5.7.3 Secure. In the SECURE mode a high impedance state shall be presented between terminals TB6-S-2 and -S-2R 5.25 ±0.75 seconds after the rotation of the mode switch from either ACCESS or TEST/RESET to the SECURE position. Alarm processing shall be as specified in 3.5.6.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

3.5.8 Alarm identification. After the exit time delay expires, the alarm indentication circuit shall be armed to activate the light emitting diode (LED) associated with the first intrusion or duress alarm input to occur. The first intrusion or duress alarm input to occur after the circuit is armed shall light the LED associated with its alarm input circuit. If the first alarm input is followed within 800 ms or less by additional intrusion or duress alarms from different alarm input circuits, the LEDs associated with these alarm inputs shall also light. However, after a maximum of 1.6 seconds has passed from the time of the first alarm input, this circuit shall be disarmed. Intrusion or duress alarms occurring after the circuit is disarmed shall not cause any LED to light. However, the LED(s) which were activated during the armed period shall be held on until the operating mode switch is next turned from the TEST/RESET position to the SECURE position. Turning the operating mode switch to the SECURE position shall extinguish all alarm identification LEDs.

3.5.9 Resync switch. When resync switch S2 is depressed, terminal TB7-S-7 shall be placed at ground potential.

3.5.10 Alarm line supervision. The circuit card connector (J13) provided in the CU shall provide individual electrical access to all intrusion, duress, and tamper alarm input lines and their associated signal return lines. The connector and associated wiring shall be in accordance with the applicable drawings.

3.5.11 Power supply assembly. The power supply assembly shall be in accordance with Top Assembly TA13226E1152 and as specified herein.

3.5.11.1 Input voltage. The power supply assembly shall operate on primary voltage of 110 to 125 Volts ac (Vac), 48 to 62 Hertz (Hz).

3.5.11.2 Primary dc outputs. The power supply shall be capable of producing the following outputs:

Source: https://assist.dla.mil -- Downloaded: 202640-26T04:10Z
Check the source to verify that this is the current version before use.

Output Number	Output Voltage	Line Regulation	Load Regulation	Ripple Content
1A (TB2-1 to TB2-4)	27.5 ±1.0 Vdc 1/ at 1.7 amperes (A)	±5.0%	±2.0% no load to rated load	2 Volts (V) peak to peak (p-p) at 1.7 A
1B (TB2-2 to TB2-4)	27.5 ±1.0 Vdc 2/ at 0.25 A	±1.0%	±2.0% no load to rated load	50 millivolt (mV) p-p at 250 mA
2 (TB2-3 to TB2-4)	20 ±1.0 Vdc at 0.6 A	±1.0%	±3.0% no load to rated load	50 mV p-p at 0.6 A
3 (TB2-5 to TB2-4)	5 ±0.35 Vdc at 50 mA	±1.0%	±2.0% no load to rated load	50 mV p-p at 50 mA
4 to (TB1-6 to TB1-5)	7.0 Vdc at 150 mA	±25%	Not applicable	Not applicable

1/ This set of characteristics simulates fast charging of the 24 V lead-calcium standby battery.

2/ This set of characteristics simulates trickle charging battery.

3.5.11.2.1 Battery charger. Output No. 1 shall be current limited to no more than 2.4 A when loaded with 5 ±0.25 ohms.

3.5.11.3 Auxiliary outputs. The power supply shall provide the following auxiliary outputs:

Output No.	Output Requirement
5 (TB5-1 to TB5-2)	110 - 125 Vac (switched)
6 (TB4-4 to TB4-2)	5 ±0.35 Vdc
7 (TB3-1 to TB3-2)	≤10 ohms with ac input specified in 3.5.11.1 present between TB1-4 and TB1-2 OR 200K ±20K ohms with no ac input between TB1-4 and TB1-2

Source: https://assist.dla.mil -- Downloaded: 202640-26T04:10Z
Check the source to verify that this is the currentversion before use.

3.5.11.3.1 Sonalert. The sonalert shall be capable of producing a minimum signal of 60 decibels (db) reference 0.0002 microbars sound pressure level (SPL) at 10 feet on axis when powered by 20 ±1 Vdc at TB3-3 (+) to TB3-4 (-).

3.5.11.4 Standby power supply. Standby power shall be supplied from a 24 V lead-calcium battery. The battery shall be in accordance with drawing C13220E4208. Batteries are not deliverable items unless specified (see 6.2). Removal of the ac power input shall cause the battery (or other source of 24 Vdc at 0.75 A) to immediately begin providing power to sustain outputs 2 and 3 as specified. The current drain from the battery (or other source) shall not exceed 0.7 A when providing maximum rated currents at outputs 2 and 3.

3.5.12 Tamper/alarm PWB assembly. The tamper/alarm PWB assembly, A1 through A6, shall be in accordance with Top Assembly TA13220E4213 and as specified herein. The tamper/alarm PWB assembly shall have the following electrical characteristics with 19.9 ±0.1 Vdc applied to terminal pin 10 and with impedances of 20K ohms applied at each of terminal pins 6, 8, and 18, and at test points 1 and 2 (all voltages and impedances are referenced to ground, terminal pin 1):

a. With an impedance change from 20K ohms ±1 percent to greater than 100K ohms for a duration of 65 ±2 ms at either terminal pin 4 or 12, the voltage at output terminal pins 6, 8, or 18, and at test points 1 or 2 shall not exceed 1 V for more than 10 ±.05 ms.

b. An impedance change from 20K ohms ±1 percent to greater than 100K ohms for a duration of 135 ±15 ms at terminal pin 4 shall result in a voltage greater than 18 Vdc for a duration greater than 20 ±0.1 ms at terminal pins 6 and 8, and test point 1.

c. An impedance change from 20K ohms ±1 percent to greater than 100K ohms for a duration of 135 ±15 ms at terminal pin 12 shall result in a voltage greater than 18 Vdc for a duration greater than 20 ±0.1 ms at terminal pin 18 and test point 2.

3.5.13 Voltage monitor PWB assembly. The voltage monitor PWB assembly A7 shall be in accordance with Top Assembly TA13220E4214 and as specified herein. The voltage monitor PWB assembly shall have the following electrical characteristics with an impedance of 20K ohms ±1 percent applied at terminal pin 18 and at test points 1 and 2 (all voltages and impedances are referenced to ground, terminal pin 1):

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

a. With the supply voltage at terminal pin 10 set to 19.9 ±0.1 Vdc an impedance change from 20K ohms ±1 percent to greater than 100K ohms for 65 ±2 ms at either terminal pin 4 or 7 result in the presence of a voltage greater than 1 Vdc at either terminal pin 18 or at test point 1 or 2 for a duration greater than 10 ±0.05 ms.

b. With the supply voltage at terminal pin 10 set to 19.9 ±0.1 Vdc, an impedance change from 20K ohms ±1 percent to greater than 100K ohms for a duration of 135 ±15 ms at terminal pin 4 shall result in a voltage output having a duration greater than 20 ±0.1 ms and levels of greater than 18 Vdc at terminal pin 18 and greater than 16 Vdc at test point 1.

c. With the supply voltage at terminal pin 10 set to 19.9 ±0.1 Vdc, an impedance change from 20K ohms ±1 percent to greater than 100K ohms for a duration of 135 ±15 ms at terminal pin 7 shall result in a voltage output having a duration greater than 20 ±0.1 ms and levels of greater than 18 Vdc at terminal pin 18 and greater than 16 Vdc at test point 2.

d. With the supply voltage at terminal pin 10 set to 19.9 ±0.1 Vdc and with an input voltage at terminal pin 14 of 4 to 5.5 Vdc, the voltage at terminal pin 18 shall be less than 1 Vdc.

e. With the supply voltage at terminal pin 10 set to 19.9 ±0.1 Vdc and with an input voltage at terminal pin 14 of less than 1 Vdc, the voltage at terminal pin 18 shall be greater than 18 Vdc.

f. With the supply voltage at terminal pin 10 set to any value equal to or greater than 19.0 and equal to or less than 21.0 Vdc, the voltage at terminal pin 18 shall be less than 1 Vdc.

g. With a supply voltage at terminal pin 10 set to any value equal to or less than 18.6 or equal to or greater than 21.4 Vdc, the voltage at terminal pin 18 shall be greater than 12 Vdc.

3.5.14 AA PWB assembly. The AA PWB assembly A8 shall be in accordance with Top Assembly TA13220E4215 and as specified herein. The AA PWB assembly shall have the electrical characteristics specified in 3.5.14.1 through 3.5.14.6 with 19.9 ±0.1 Vdc applied to terminal pin 9, and 4.9 ±0.1 Vdc at terminal pin 10. Unless otherwise specified, all voltages and impedances are referenced to ground (terminal pin 1).

3.5.14.1 Access timer requirements. After an input pulse between 18 and 20 Vdc of 20 ±0.5 ms and greater duration on terminal pins 15 or 16, and impedance of between 0 to 1 ohm shall exist between terminal pins 2 and 3 for a duration of 5.25 ±0.75 seconds. An impedance greater than 100K ohms shall exist between terminal pins 2 and 3 at any time greater than 6 seconds subsequent to input pulse termination.

Source: https://assist.dla.mil -- Downloaded: 202640-26T04:10Z
Check the source to verify that this is the current version before use.

3.5.14.2 Nonlatch timer requirements. After an input pulse between 18 and 20 Vdc of 20 ±0.5 ms and greater duration on terminal pin 5, an impedance of between 0 and 100 ohms shall exist between terminal pins 1 and 6 for a duration of 10 ±2 seconds. An impedance greater than 100K ohms shall exist between terminal pins 1 and 6 at any time greater than 12 seconds subsequent to input pulse termination.

3.5.14.3 AA inhibit requirements. With 12 Vdc and greater applied to terminal pin 11 and an impedance greater than 100K ohms between terminal pins 1 and 12, an output voltage of between 18 and 20 Vdc shall exist at terminal pin 8. With 18 and 20 Vdc supplied to terminal pin 11 and an impedance of between 0 and 100 ohms between terminal pins 2 and 12, an output voltage between 0 and 1 Vdc shall exist at terminal pin 8.

3.5.14.4 Tamper alarm requirements. With 12 Vdc and greater applied to terminal pin 11 and an impedance greater than 100K ohms between terminal pins 1 and 12, an output voltage between 18 and 20 Vdc shall exist at terminal pin 8. With 0 to 1 Vdc applied to terminal pin 11, an output voltage between 0 and 1 Vdc shall exist at terminal pin 8.

3.5.14.5 Sonalert driver requirements. With a voltage between 4 to 5 Vdc applied to terminal pin 14, an impedance between 0 and 100 ohms shall exist between terminal pins 1 and 13. With a voltage less than 1 Vdc applied to terminal pin 14, an impedance greater than 100K ohms shall exist between terminal pins 1 and 13.

3.5.14.6 Access command requirements. With a voltage between 18 and 20 Vdc applied to terminal pin 16, and impedance between 0 and 1 ohm shall exist between terminal pins 17 and 18. With less than 1 Vdc applied to terminal pin 16, an impedance greater than 100K ohms shall exist between terminal pins 17 and 18.

3.5.15 Instantaneous alarm PWB assembly. The instantaneous alarm PWB assembly A9 shall be in accordance with Top Assembly TA13220E4216 and as specified herein. The instantaneous alarm PWB assembly shall have the electrical characteristics specified in 3.5.15.1 through 3.5.15.4 with 4.9 ±0.1 Vdc applied to terminal pin 11, and 19.9 ±0.1 Vdc applied to terminal pins 3 and 17. Unless otherwise specified, all voltages and impedances are referenced to ground (terminal pin 1).

3.5.15.1 Instantaneous timer requirements. An alarm input pulse at either terminal pins 8, 9, or 10 of 12 Vdc and greater for a duration of 75 ±1 ms and greater shall cause the following impedance or voltage conditions to exist:

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

Pin	to	Pin	Impedance or Voltage
R		1	4.5 ±0.5 Vdc
16		18	0 to 1 ohm
4		B	Greater than 100K ohms
14		U	Greater than 100K ohms

These conditions shall remain until the alarm input terminates and for a minimum additional duration of 10 ±2 seconds. Subsequent to the termination of the alarm input pulse and subsequent to a minimum additional duration of 12 seconds, the following impedance conditions shall exist:

Pin	to	Pin	Impedance
R		1	less than 1 Vdc
4		N	0 to 1 ohm
14		U	0 to 1 ohm
15		18	0 to 1 ohm

3.5.15.2 Nonlatch alarm output requirements. With 18 to 20 Vdc applied to terminal pin D (reference terminal pin C), an impedance greater than 100K ohms shall exist between terminal pins 4 and B and between terminal pins 4 and N. With the voltage removed, an impedance between 0 and 1 ohm shall exist between terminal pins 4 and N, and an impedance greater than 100K ohms shall exist between terminal pins 4 and B.

3.5.15.3 Exit delay timer requirements. A voltage input at terminal pin 13 between 19 and 21 Vdc with a duration of 20 ±0.5 ms shall result in a delayed output voltage at terminal pin S between 4 and 5 Vdc with a minimum duration of 25 ±1 ms. The output voltage shall occur at 10 ±2 seconds for the minimum exit delay setting and at 80 to 150 seconds for the maximum exit delay setting. For voltage inputs at terminal pin 13 exceeding the exit delay time, the output voltage at terminal pin S shall remain for 20 ±5 ms after removing the voltage at pin 13.

3.5.15.4 Exit delay alarm inhibit. Application of 15 to 20 Vdc to terminal pin 9 during the exit delay time shall not cause a voltage at terminal pin 12 of greater than 1 Vdc. After the exit delay time has expired, application of 15 to 20 Vdc to terminal pin 9 shall cause the voltage at terminal pin 12 to be between 4 to 5 Vdc. When less than 1 Vdc is applied to terminal pin 9, the voltage at terminal pin 12 shall be less than 1 Vdc.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

3.5.16 Latched alarm PWB assembly. The latched alarm PWB assembly A10 shall be in accordance with Top Assembly TA13220E4217 and as specified herein. The latched alarm PWB assembly shall have the electrical characteristics specified in 3.5.16.1 through 3.5.16.6 with 4.9 ±0.1 Vdc applied to terminal pin 5. Unless otherwise specified, all voltages and impedances are referenced to ground (terminal pin 1).

3.5.16.1 Entrance timer requirements. With 20 ±1 Vdc applied at terminal pin H, an alarm input at terminal pin 3 between 4 and 5 Vdc with a duration of 20 ±0.5 ms shall result in a delayed output pulse at terminal pin 18 between 3 and 5 Vdc with a minimum duration of 25 ±1 ms. The output pulse shall occur at 10 ±2 seconds for the minimum entrance delay setting and at 80 to 150 seconds for the maximum entrance delay setting. For alarm inputs exceeding the entrance delay time, the duration of the delayed output at terminal pin 18 shall be equal to the time difference (±25 ms) between the input duration and the entrance delay time.

3.5.16.2 Audible alarm output requirements. With 18 to 20 Vdc applied to either of terminal pins P or H, and the entrance delay timer reset, the voltage at terminal pin 4 shall be between 4 and 5 Vdc. Once an alarm input is received at terminal pin 3 and a delayed output has occurred at terminal pin 18, the voltage at terminal pin 4 and test point 1 shall be latched at 0 to 1 Vdc. Momentary removal of the voltage at terminal pins P and H shall cause the latch to reset, the voltage at test point 1 to be greater than 18 Vdc, and the voltage at terminal pin 4 to be between 4 and 5 Vdc.

3.5.16.3 Duress alarm requirements. With 18 and 20 Vdc applied to terminal pin L, and K1 and K2 not energized, the impedance between terminal pins 8 and 10 and between terminal pins 8 and 9 shall be between 0 and 1 ohm. An alarm input at terminal pin 6 of between 4 and 5 Vdc with a duration of 20 ±0.5 ms, shall immediately cause the duress output relay K1 to latch ON and an impedance greater than 100K ohms to be present between terminal pins 8 and 9 and 8 and 10. Momentary removal of the voltage at terminal pin L shall cause the latch to reset and the impedance between terminal pins 8 and 10 and between terminal pins 8 and 9 to be between 0 and 1 ohm.

3.5.16.4 Intrusion alarm requirements. With 18 to 20 Vdc applied to terminal pin L, and the entrance delay timer and duress latch reset, and less than 1 Vdc applied to terminal pin 7, the impedance between terminal pins 8 and 10 shall be between 0 and 1 ohm. Once an intrusion alarm input is received at terminal pin 3 and a delayed output has occurred at terminal pin 18, the impedance between terminal pins 8 and 10 shall be latched at greater than 100K ohms. Momentary removal of the voltage at terminal pin L shall cause the latch to reset and the impedance between terminal pins 8 and 10 to be between 0 and 1 ohm.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

3.5.16.5 Tamper alarm requirements. With 18 to 20 Vdc applied to terminal pin L, and the entrance delay timer and duress latch reset, and less than 1 Vdc applied to terminal pin 7, the impedance between terminal pins 8 and 10 shall be between 0 and 1 ohm. Application of greater than 18 Vdc at terminal pin 7 shall cause the impedance between terminal pins 8 and 10 to be latched at greater than 100K ohms. Momentary removal of the voltage at terminal pin L shall cause the latch to reset and the impedance between terminal pins 8 and 10 to be between 0 and 1 ohm provided the 18 Vdc is no longer present at terminal pin 7. When 18 Vdc or greater is present at terminal pin 7, the voltage at terminal pin 18 shall be greater than 16 Vdc.

3.5.16.6 Relay K4 requirements. With 18 to 20 Vdc applied to terminal pin 17, the impedance between terminal pins 12 and 13 and between terminal pins 10 and 15 shall be greater than 100K ohms, and the impedance between terminal pins 1 and R shall be between 0 and 1 ohm. With the voltage removed from terminal pin 17, the impedance between terminal pins 11 and R, terminal pins 12 and 14, and terminal pins 15 and 16, shall be between 0 and 1 ohm.

3.5.17 Alarm ID PWB assembly. The alarm ID PWB assembly, A11 shall be in accordance with Top Assembly TA13220E4218 and as specified herein. The alarm ID PWB assembly shall have the following electrical characteristics with supply voltages of 19.9 $\pm$0.1 Vdc and 4.9 $\pm$0.1 Vdc.

a. With terminal pin 8 having been grounded for at least 5 ms and with no alarm inputs, i.e. less than 1 Vdc at each of terminal pins 2, 4, 12, 14, 16, and 18, application of 20 Vdc to terminal pin 10 (reset pulse) shall cause a reset of all latches and shall cause all LED driver transistors to turn off.

b. Within 2 seconds after a reset pulse on terminal pin 10, an alarm input greater than 18 Vdc with a duration of 15 $\pm$1 ms presented to any one of input terminal pins 2, 4, 12, 14, 16, or 18 shall cause the corresponding latch to latch and the corresponding LED driver transistor to turn on.

c. Any alarm input greater than 18 Vdc which occurs at any one of input terminal pins 2, 4, 12, 14, 16, or 18 within 0.9 $\pm$0.1 seconds subsequent to the receipt of the leading edge of the first alarm input on any input terminal pin shall cause the corresponding latch to latch and the corresponding LED driver transistor to turn on.

d. Any alarm input greater than 18 Vdc which occurs at input terminal pins 2, 4, 12, 14, 16, or 18 after 1.3 $\pm$0.2 seconds subsequent to receipt of the leading edge of an alarm input on any input terminal pin shall not affect the status of the latches or LED driver transistors. Latches which are set shall remain set. Latches which are reset shall remain reset.

Source: https://assist.dla.mil -- Downloaded: 202640-26T04:10Z
Check the source to verify that this is the current version before use.

3.5.18 LED PWB assembly. The LED PWB assembly A12 shall be in accordance with Top Assembly TA13220E4219 and as specified herein. The LED PWB assembly shall have all LEDs mounted so that the bases of the LEDs are parallel to the plane of the card. With 19.9 ±0.1 Vdc simultaneously applied to the anodes of all LEDs and 2.2K ohm ±10 percent series load resistors, connected between each cathode and the 19.9 Vdc return, it shall be visually apparent that all LEDs are lit with no angular misalignment.

3.5.19 Status processor interconnecting wiring subassembly. The status processor interconnecting wiring subassembly shall be in accordance with TA13220E4225 and as specified herein.

3.6 Burn-in. Each CU and major component when furnished separately shall be subjected to a 72 hour burn-in to reduce the number of infant mortality failures (see 4.5.2.8).

3.7 Electromagnetic susceptibility. The electromagnetic susceptibility characteristics of the CU and power supply when furnished separately shall conform to MIL-STD-461, methods RS03, CS01, CS02, and CS06, as modified in 3.7.1 and 3.7.2.

3.7.1 Radiated. Radiated susceptibility of the CU shall be conducted in an electric field of 5 volts per meter (V/m) for both steady-state and keyed conditions of the EMI field generating equipment. This field applies to frequencies up to 500 megahertz (MHz). Above 500 MHz, the electric field shall be 1 V/m.

3.7.2 Conducted. Conducted interference signals shall be applied to the ac power input lines as follows:

a. Continuous wave, 30 Hz to 400 kilohertz (kHz).

b. Interfering spike voltage, 10 spikes 5 to 10 microseconds wide at a repetition rate of 7 to 10 pulses per second, on input power leads only. Random phasing of the spikes with respect to the power line frequency shall be employed.

3.8 Reliability. The CU shall demonstrate a mean-time-between-failure (MTBF) of 10,000 hours when tested as specified in 4.5.2.7.

3.9 Identification marking. The CU and major components shall be identified in accordance with MIL-STD-130.

3.10 Government-loaned property. Unless otherwise specified (see 6.2), the following property in the quantity indicated will be loaned by the Government (see 6.8), for testing power supply assemblies when furnished separately.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

Item No.	Description	Identification	Quantity
1.	Control Unit, Alarm Set	C-9412/FSS-9(V) NSN 6350-00-228-2735	1

3.11 Interchangeability. All parts having the same part number shall be functionally and dimensionally interchangeable. Interchangeable parts are defined as two or more like parts possessing such functional and physical characteristics as to be equivalent in performance and durability, and capable of being exchanged one for the other without alteration of the parts themselves or of adjoining parts, except for adjustment, and without selection for fit or performance.

3.12 Workmanship. Workmanship shall be in accordance with MIL-STD-454, Requirement 9, except soldering. These requirements are applicable to wiring, welding, brazing, plating, riveting, finishes, machine operations, screw assemblies, and freedom of parts from burrs, sharp edges, or any other damage or defect that could make the part (or equipment) unsuitable for the purpose intended.

3.12.1 Soldering. All soldering shall be performed in accordance with MIL-STD-454, Requirement 5.

4. QUALITY ASSURANCE PROVISIONS

4.1 Responsibility for inspection. Unless otherwise specified in the contract or purchase order, the contractor is responsible for the performance of all inspection requirements as specified herein. Except as otherwise specified in the contract or purchase order, the contractor may use his own or any other facilities suitable for the performance of the inspection requirements specified herein, unless disapproved by the Government. The Government reserves the right to perform any of the inspections set forth in the specification where such inspections are deemed necessary to assure supplies and services conform to prescribed requirements.

4.1.1 Component and material inspection. The contractor is responsible for insuring that components and materials used are manufactured, examined, and tested in accordance with referenced specifications, standards, and drawings, as applicable.

4.1.2 Disassembly inspection. Failure of the first article to pass any examination or test shall be cause for disassembly, in the presence of a Government representative, of the first article to the extent necessary to determine the cause of the failure. Each disassembled part shall be examined in detail for

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

compliance with this specification and referenced drawings in regard to materials, dimensions, tolerances, and workmanship. Parts not complying with such requirements shall be rejected and shall be cause for rejection of the first article. Government-loaned property shall be excluded from the requirements of this paragraph.

4.1.3 Parts and components. Parts and components detailed on the drawings shall be inspected in accordance with the quality assurance provisions (QAP) shown on the drawings. The drawings specify the characteristics requiring QAP inspection, the sampling plan, and the basis for acceptance and rejection (see 6.4.4 and 6.5).

4.2 Classification of inspections. The CU and major components furnished separately shall be inspected as specified herein. The inspection requirements specified herein are classified as follows:

a. First article inspection (see 4.3).

b. Quality conformance inspection (see 4.4).

c. Inspection of packaging (see 4.6).

4.3 First article inspection.

4.3.1 Examination. The first article CU and major components furnished separately shall be examined as specified in 4.5.1. Presence of one or more defects shall be cause for rejection and for performing the disassembly inspection specified in 4.1.2.

4.3.2 Tests.

4.3.2.1 Complete CUs. Complete CUs shall be subjected to the tests marked "X" in column 1 of table I. Individual testing of major components is not required. Failure of any test shall be cause for rejection and for performing the disassembly inspection specified in 4.1.2.

4.3.2.2 Major components furnished separately. Major components furnished separately shall be subjected to tests marked "X" in column 1 of the applicable tables II through X. Failure of any test shall be cause for rejection and for performing the disassembly inspection specified in 4.1.2.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

4.4 Quality conformance inspection.

4.4.1 Sampling. Sampling for examination shall be in accordance with MIL-STD-105, inspection level II. Sampling for tests shall be in accordance with MIL-STD-105, inspection level S-2.

4.4.2 Examination.

4.4.2.1 Individual. Each CU and major component when furnished separately shall be examined for the critical defect specified in 4.5.1. Presence of the defect shall be cause for rejection.

4.4.2.2 Samples. Samples selected in accordance with 4.4.1 shall be examined for the major defects specified in 4.5.1. AQL shall be 0.4 percent defective.

4.4.3 Tests.

4.4.3.1 Individual.

4.4.3.1.1 CUs. Each CU shall be subjected to the tests marked "X" in column 2 of table I. Individual testing of major components is not required. Failure of any test shall be cause for rejection.

4.4.3.1.2 Major components furnished separately. Each major component when furnished separately shall be subjected to the tests marked "X" in column 2 of the applicable tables II through X. Failure of any test shall be cause for rejection.

4.4.3.2 Samples.

4.4.3.2.1 CUs. Samples selected in accordance with 4.4.1 shall be subjected to the tests marked "X" in column 3 of table I, except that not more than three sample units of each lot shall be subjected to the humidity test specified in 4.5.2.5.4. Individual testing of major components of complete CUs is not required. AQL shall be 2.5 percent defective.

4.4.3.2.2 Major components furnished separately. Samples selected in accordance with 4.4.1 shall be subjected to the tests marked "X" in column 3 of the applicable tables II through X, except that not more than three samples of the major component of each lot shall be subjected to the humidity test specified in 4.5.2.5.4. AQL shall be 2.5 percent defective.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the currentversion before use.

4.5 Inspection procedure.

4.5.1 Examination. The control unit and major components when furnished separately shall be examined as specified herein for the following defects:

Critical

1. Welding burn through.

Major

101. Materials not as specified.
102. Materials are not resistant to corrosion and deterioration or treated to be resistant to corrosion and deterioration for the applicable storage and operating environments.
103. Dissimilar metals as defined in MIL-STD-889 are not effectively insulated from each other.
104. Contractor does not have documentation available for identification of material, material finishes or treatment.
105. Used, rebuilt or remanufactured components, pieces, or parts incorporated in the CU or major component when furnished separately.
106. Any part (or component) not in accordance with the QAP requirements as shown on the drawings.
107. Components missing or not as specified.
108. Assembly not correct.
109. Identification or special marking missing, incomplete or illegible.
110. Interchangeability not as specified.
111. Workmanship including wiring and soldering not as specified.

4.5.2 Tests.

4.5.2.1 Test conditions. Unless otherwise specified herein, tests shall be conducted at prevailing ambient temperature and humidity conditions. After successful completion of functional testing, each CU and major component when furnished separately shall be subjected to a 72-hour burn-in as specified in 4.5.2.8. Unless otherwise specified herein, the CUs and major components when furnished separately shall operate as specified herein without maintenance.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the currentversion before use.

4.5.2.2 Test schedule.

TABLE I. Test schedule for complete CU.

Quality Conformance			Test	Requirement paragraph	Test paragraph
First article	Individual	Sample			
1	2	3	4	5	6
X	X	-	Functional	3.5.3 thru 3.5.11	4.5.2.4.1
X	X	-	Burn-in	3.6	4.5.2.8
X	X	-	Tamper switch tolerance	3.5.1	4.5.2.4.2
X	-	-	Mode switch life	3.5.7	4.5.2.4.3
X	-	X	Low temperature	3.4.1(a), 3.4.2(a)	4.5.2.5.1
X	-	X	High temperature	3.4.1(a), 3.4.2(a)	4.5.2.5.2
X	-	-	Shock	3.4.2(c)	4.5.2.5.3
X	-	X	Humidity	3.4.1(b), 3.4.2(b)	4.5.2.5.4
X	-	-	Electromagnetic susceptibility	3.7	4.5.2.6
X	-	-	Reliability	3.8	4.5.2.7

Source: https://assist.dla.mil -- Downloaded: 202640-26T04:10Z
Check the source to verify that this is the current version before use.

TABLE II. Test schedule for power supply assembly.

Quality Conformance			Test	Requirement paragraph	Test paragraph
First article	Individual	Sample			
1	2	3	4	5	6
X	X	-	Functional	3.5.11	4.5.2.4.4
X	X	-	Burn-in	3.6	4.5.2.8
X	-	X	Low temperature 2/	3.4.1(a), 3.4.2(a)	4.5.2.5.1
X	-	X	High temperature 2/	3.4.1(a), 3.4.2(a)	4.5.2.5.2
X	-	-	Shock	3.4.2(c)	4.5.2.5.3
X	-	X	Humidity 2/	3.4.1(b), 3.4.2(b)	4.5.2.5.4
X	-	-	Electromagnetic susceptibility 1/	3.7	4.5.2.6

1/ Place power supply assembly in Government-loaned CU to simulate normal environment when installed in CU.

2/ Power supply shall be mounted in a vertical position (switch on top). No adjustments to the power supply are permissible during environmental tests or at any time after the post burn-in alignment (see Appendix Test Method 7, step 2.3i.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

TABLE III. Test schedule for tamper/alarm PWB assembly.

Quality Conformance			Test	Requirement paragraph	Test paragraph
First article	Individual	Sample			
1	2	3	4	5	6
X	X	-	Functional	3.5.12	4.5.2.4.5
X	X	-	Burn-in	3.6	4.5.2.8
X	-	X	Low temperature	3.4.1(a), 3.4.2(a)	4.5.2.5.1
X	-	X	High temperature	3.4.1(a), 3.4.2(a)	4.5.2.5.2
X	-	X	Humidity	3.4.1(b), 3.4.2(b)	4.5.2.5.4

TABLE IV. Test schedule for voltage monitor PWB assembly.

Quality Conformance			Test	Requirement paragraph	Test paragraph
First article	Individual	Sample			
1	2	3	4	5	6
X	X	-	Functional	3.5.13	4.5.2.4.6
X	X	-	Burn-in	3.6	4.5.2.8
X	-	X	Low temperature	3.4.1(a), 3.4.2(a)	4.5.2.5.1
X	-	X	High temperature	3.4.1(a), 3.4.2(a)	4.5.2.5.2
X	-	X	Humidity	3.4.1(b) 3.4.2(b)	4.5.2.5.4

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

TABLE V. Test schedule for AA PWB assembly.

Quality Conformance			Test	Requirement paragraph	Test paragraph
First article	Individual	Sample			
1	2	3	4	5	6
X	X	-	Functional	3.5.14	4.5.2.4.7
X	X	-	Burn-in	3.6	4.5.2.8
X	-	X	Low temperature	3.4.1(a), 3.4.2(a)	4.5.2.5.1
X	-	X	High temperature	3.4.1(a), 3.4.2(a)	4.5.2.5.2
X	-	X	Humidity	3.4.1(b), 3.4.2(b)	4.5.2.5.4

TABLE VI. Test schedule for instantaneous alarm PWB assembly.

Quality Conformance			Test	Requirement paragraph	Test paragraph
First article	Individual	Sample			
1	2	3	4	5	6
X	X	-	Functional	3.5.15	4.5.2.4.8
X	X	-	Burn-in	3.6	4.5.2.8
X	-	X	Low temperature	3.4.1(a), 3.4.2(a)	4.5.2.5.1
X	-	X	High temperature	3.4.1(a), 3.4.2(a),	4.5.2.5.2
X	-	X	Humidity	3.4.1(b), 3.4.2(b)	4.5.2.5.4

Source: https://assist.dla.mil -- Downloaded: 202640-26T04:10Z
Check the source to verify that this is the current version before use.

TABLE VII. Test schedule for latched alarm PWB assembly.

Quality Conformance			Test	Requirement paragraph	Test paragraph
First article	Individual	Sample			
1	2	3	4	5	6
X	X	-	Functional	3.5.16	4.5.2.4.9
X	X	-	Burn-in	3.6	4.5.2.8
X	-	X	Low temperature	3.4.1(a), 3.4.2(a)	4.5.2.5.1
X	-	X	High temperature	3.4.1(a), 3.4.2(a)	4.5.2.5.2
X	-	X	Humidity	3.4.1(b), 3.4.2(b)	4.5.2.5.4

TABLE VIII. Test schedule for alarm I.D. PWB assembly.

Quality Conformance			Test	Requirement paragraph	Test paragraph
First article	Individual	Sample			
1	2	3	4	5	6
X	X	-	Functional	3.5.17	4.5.2.4.10
X	X	-	Burn-in	3.6	4.5.2.8
X	-	X	Low temperature	3.4.1(a), 3.4.2(a)	4.5.2.5.1
X	-	X	High temperature	3.4.1(a) 3.4.2(a)	4.5.2.5.2
X	-	X	Humidity	3.4.1(b), 3.4.2(b)	4.5.2.5.4

Source: https://assist.dla.mil -- Downloaded: 202640-26T04:10Z
Check the source to verify that this is the currentversion before use.

TABLE IX. Test schedule for LED PWB assembly.

Quality Conformance			Test	Requirement paragraph	Test paragraph
First article	Individual	Sample			
1	2	3	4	5	6
X	X	-	Functional	3.5.18	4.5.2.4.11
X	X	-	Burn-in	3.6	4.5.2.8
X	-	X	Low temperature	3.4.1(a), 3.4.2(a)	4.5.2.5.1
X	-	X	High temperature	3.4.1(a), 3.4.2(a)	4.5.2.5.2
X	-	X	Humidity	3.4.1(b), 3.4.2(b)	4.5.2.5.4

TABLE X. Test schedule for status processor interconnecting wiring subassembly.

Quality Conformance			Test	Requirement paragraph	Test paragraph
First article	Individual	Sample			
1	2	3	4	5	6
X	X	-	Functional	3.5.19	4.5.2.4.12

4.5.2.3 Test methods. Tests shall be conducted in accordance with the Appendix Test Methods and as specified herein. Calibration of the test equipment shall be in accordance with MIL-STD-45662.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

4.5.2.4 Operational tests. The CU and major components when furnished separately shall be tested in accordance with 4.5.2.4.1 through 4.5.2.4.12 as applicable.

4.5.2.4.1 CU functional test. The CU shall be tested in accordance with Appendix test method 1. Nonconformance to 3.5.3 through 3.5.11 shall constitute failure of this test.

4.5.2.4.2 Tamper switch tolerance. The CU shall be tested in accordance with Appendix test method 2. Nonconformance to 3.5.1 shall constitute failure of this test.

4.5.2.4.3 Mode switch life. The CU shall be tested in accordance with Appendix test method 3. Nonconformance to 3.5.7 shall constitute failure of this test.

4.5.2.4.4 Power supply assembly. The power supply assembly shall be tested in accordance with Appendix test method 7. Nonconformance to 3.5.11 shall constitute failure of this test.

4.5.2.4.5 Tamper/alarm PWB assembly. The tamper/alarm PWB assembly shall be tested in accordance with Appendix test method 8. Nonconformance to 3.5.12 shall constitute failure of this test.

4.5.2.4.6 Voltage monitor PWB assembly. The voltage monitor PWB assembly shall be tested in accordance with Appendix test method 9. Nonconformance to 3.5.13 shall constitute failure of this test.

4.5.2.4.7 Audible alarm PWB assembly. The audible alarm PWB assembly shall be tested in accordance with Appendix test method 10. Nonconformance to 3.5.14 shall constitute failure of this test.

4.5.2.4.8 Instantaneous alarm PWB assembly. The instantaneous alarm PWB assembly shall be tested in accordance with Appendix test method 11. Nonconformance to 3.5.15 shall constitute failure of this test.

4.5.2.4.9 Latched alarm PWB assembly. The latched alarm PWB assembly shall be tested in accordance with Appendix test method 12. Nonconformance to 3.5.16 shall constitute failure of this test.

4.5.2.4.10 Alarm ID PWB assembly. The alarm ID PWB assembly shall be tested in accordance with Appendix test method 13. Nonconformance to 3.5.17 shall constitute failure of this test.

4.5.2.4.11 LED PWB assembly. The LED PWB assembly shall be tested in accordance with Appendix test method 13. Nonconformance to 3.5.18 shall constitute failure of this test.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

4.5.2.4.12 Status processor interconnecting wiring subassembly. The status processor interconnecting wiring subassembly shall be tested in accordance with Appendix test method 14. Nonconformance to 3.5.19 shall constitute failure of this test.

4.5.2.5 Environmental. The CU and major components furnished separately shall be subjected to the following environmental tests of MIL-STD-810. Functional tests required during environmental testing shall be conducted as specified in 4.5.2.4.1 and 4.5.2.4.4 through 4.5.2.4.11 as applicable.

4.5.2.5.1 Low temperature. Low temperature Test Method 502.1, procedure I, storage temperature -30° F for not less than 48 hours, equipment operating temperature -20° F.

4.5.2.5.2 High temperature. High temperature Test Method 501.1, procedure II, except that the non-operating temperature shall be +165° F and the equipment operating temperature shall be +150° F.

4.5.2.5.3 Shock (bench handling). Test method 516.2, procedure V, equipment not operating (without battery).

4.5.2.5.4 Humidity test. Test Method 507.1, procedure I with the following exceptions:

a. Step 5 shall be for 5 cycles (not less than 120 hours). Take measurements at the completion of each cycle.

b. During steps 2 and 3, the relative humidity shall be maintained at 95 percent or greater.

c. During step 4, the relative humidity shall be maintained at 92 percent or greater.

d. Measurement shall commence 1 hour and 15 minutes prior to the completion of each 24 hour cycle. The CU may be removed from the environmental chamber for measurement. However, unsuccessful completion of measurements or unsuccessful return of the CU to the test chamber within 1 hour and 15 minutes subsequent to the initiation of measurements shall constitute failure of the test.

e. The major components may be removed from the environmental chamber for testing. Testing shall commence 1 hour 15 minutes prior to the completion of each 24 hour cycle. Nonconformance to the appropriate functional requirements for the major components when tested in accordance with the applicable test methods in the Appendix and failure to return the major components to the test chamber within 1 hour 15 minutes subsequent to initiation of testing shall constitute failure of the test.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

4.5.2.5.5 Failure criteria. Nonconformance to 3.5 shall constitute failure of these tests.

4.5.2.6 Electromagnetic susceptibility. The CU and power supply assembly when furnished separately, shall be subjected to the following electromagnetic susceptibility tests of MIL-STD-461. Functional testing required during electromagnetic testing shall be in accordance with Appendix test method 5 (of this specification).

4.5.2.6.1 Radiated susceptibility. Test method RS03 except that the electric field requirements of RS03 shall be modified and limited as specified in 3.7.1.

4.5.2.6.2 Conducted susceptibility. Test methods CS01, CS02, and CS06, as modified in 3.7.2.

4.5.2.6.3 Failure criteria. Nonconformance to 3.7 as demonstrated by test method 5 shall constitute failure of this test.

4.5.2.7 Reliability. Using an upper test MTBF (θ_0) of 10,000 hours and a lower test MTBF (θ_1) of 5000 hours the CU shall be tested as specified herein, with "accept" and "reject" criteria in accordance with MIL-STD-781, test plan VIIIC. Continue testing until either an "accept" or "reject" decision is reached. A failure is defined as any malfunction which causes or may cause one or more of the following.

a. Failure to commence operation, cessation of operation, or degradation of performance below the designated levels.

b. Serious damage to the system.

c. Serious personnel safety hazards.

4.5.2.7.1 Reliability test procedure. The reliability test shall be conducted under ambient laboratory conditions, without temperature or humidity cycling. Equipment shall be energized at the primary power input specified herein. The reliability test shall be conducted in accordance with Appendix test method 6. The test shall commence only after successful completion of functional testing and burn-in as specified in 4.5.2.8. Parts or components of known limited life, such as indicator lamps, shall have a life stipulated prior to test. Failures of these parts occurring after the end of the stipulated period are nonrelevant, but any dependent failures caused thereby are counted as relevent. Failures chargeable to workmanship deficiencies shall be counted as relevant. Alarms not deliberately excited as part of the equipment test routine shall be reported and cause of the alarm identified, if practicable. This accounting shall be maintained separately from the failure accounting. Preventive maintenance procedure specified for the equipment during normal operation shall be performed during the tests. No additional preventive maintenance shall be permitted during the tests.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

4.5.2.7.2 Reliability failure criteria. Nonconformance to 3.8 shall constitute failure of this test.

4.5.2.8 Burn-in. Each CU and major component when furnished separately, except the status processor interconnecting wiring board, shall be subjected to a 72 hour burn-in after successfully completing the functional test and prior to performing further tests. Complete CU's shall be subjected to the burn-in test of Appendix test method 4. Power supplies when furnished separately shall be subjected to the burn-in test of Appendix test method 7. Other major components when furnished separately shall be continuously energized and subjected to the functional tests of Appendix test methods 8 through 13, as applicable, nine times per 24 hour period, but not more than once per hour. Noncompliance with the applicable portions of 3.5 shall constitute a failure. Failures during burn-in shall be analyzed, repaired and corrective action taken as necessary. Copies of failure reports (see 6.2) shall be forwarded to the contracting officer. Any unit failing during burn-in shall be subjected to an additional 72 hour burn-in. A complete functional test shall be performed at the end of the 72 hour burn-in.

4.6 Inspection of packaging.

4.6.1 First article pack inspection.

4.6.1.1 Examination. The first article pack shall be examined for the defects specified in 4.6.2.3. Presence of one or more defects shall be cause for rejection.

4.6.1.2 Tests. The level A, B, or C first article pack of the control unit and power supply assembly when furnished separately shall be subjected to the free fall drop test as described in Federal Standard 101, Method 50071. Levels A and B packs shall be tested in accordance with Procedure E, drop heights conforming to that specified for the appropriate level and gross weight. Level C packs shall be tested using Procedure D with drop heights the same as specified for level B. Any damage to the contents of the pack or shifting of the contents shall constitute failure of the test and be cause for rejection of the first article pack.

4.6.2 Quality conformance inspection of pack.

4.6.2.1 Unit of product. For the purpose of inspection, a completed pack prepared for shipment shall be considered a unit of product.

4.6.2.2 Sampling. Sampling for examination shall be in accordance with MIL-STD-105.

4.6.2.3 Examination. Samples selected in accordance with 4.6.2.2 shall be examined for the following defects. AQL shall be 2.5 percent defective.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

112. Complete control units not preserved and packed as specified for level A and B.
113. Keys not placed with the control unit as specified for level A, level B, or level C.
114. Major components furnished separately not preserved and packed as specified for level A or level B.
115. Components of unlike description consolidated or packed together for level A or level B.
116. Quantities packed together exceed the size or weight limitations of the box for level A or level B.
117. Strapping not as specified for level A.
118. Marking missing, illegible, incorrect, or incomplete for level A, level B, or level C.

5. PACKAGING

5.1 First article. The contractor shall furnish a first article pack for examination and testing within the time frame specified (see 6.2) to prove prior to starting production packaging that the applied packaging and marking comply with the packaging requirements of this specification. Examination and tests shall be those specified in Section 4 and shall be subject to surveillance and approval by the Government (see 6.3). The first article pack may be prepared utilizing either the first article or a production CU or major component when furnished separately. When the first article model is utilized, any packaging shall be removed by the supplier at no expense to the Government, to facilitate comparison between the first article and production CUs.

5.2 Preservation. Preservation shall be level A, level B, or level C as specified (see 6.2).

5.2.1 Level A. The CU and major components when furnished separately shall be preserved by one of the following procedures depending upon procurement of complete control units or procurement of major components furnished separately.

5.2.1.1 Procurement of complete CUs. Each CU shall be preserved in accordance with MIL-P-116, method IIb. The inner container shall conform to PPP-B-636, Type CF, class Domestic, variety SW or DW, grade 200. The CU shall be cushioned and secured within the container to prevent movement or damage. The keys shall be placed in a cotton draw-string bag or heat-sealed bag and placed within the container. The outer container shall conform to PPP-B-636, W5c, style optional.

5.2.1.2 Procurement of major components when furnished separately. In addition to the following requirements, major components when furnished separately that are subject to electrostatic or electromagnetic damage shall be protected as specified in MIL-P-116 (see 5.4.2).

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

5.2.1.2.1 Power supply. Power supplies when furnished separately shall be individually preserved in accordance with MIL-P-116, method IIb. The inner container shall conform to PPP-B-636, type CF, class Domestic, variety SW, grade 175. The power supply shall be cushioned and secured within the container to prevent movement or damage. The outer container shall conform to PPP-B-636, W6c or W5c, style optional.

5.2.1.2.2 Other major components. Other major components when furnished separately shall be individually preserved in accordance with MIL-P-116, method IIe, using a close-fitting box conforming to PPP-B-566 or PPP-B-676, variety 1, style, type, and class optional.

5.2.1.2.2.1 Consolidation. Major components of like description, preserved as specified in 5.2.1.2.2, shall be consolidated together in a close-fitting box conforming to PPP-B-636, W6c or W5c, style optional, in quantities not to exceed the weight limitation of the box.

5.2.2 Level B. Preservation shall be as specified in 5.2.1 for level A except method 1A-14 shall be used in place of method IIb and method 1A-15 shall be used in place of method IIe.

5.2.3 Level C. Each CU with its keys shall be preserved together. Major components when furnished separately shall be individually preserved in a manner that will afford adequate protection against corrosion, deterioration and physical damage during shipment from the supply source to the first using activity.

5.3 Packing. Packing shall be level A, level B or level C as specified (see 6.2).

5.3.1 Level A. The CU and major components when furnished separately, preserved as specified in 5.2, shall be packed by one of the following procedures depending upon procurement of complete CUs or procurement of major components furnished separately.

5.3.1.1 Procurement of complete CUs. CUs preserved as specified in 5.2 shall be packed together in a close-fitting box conforming to PPP-B-601, Overseas Type, Grade B, style optional, in quantities not to exceed the weight and size limitations of the box. Cushioning and blocking within the box used to prevent movement and isolate impact shock shall be in accordance with MIL-STD-1186. Closure and strapping shall be in accordance with the appendix to the box specification. Strapping shall conform to QQ-S-781, class 1, type I or IV, size as applicable. Unless otherwise specified (see 6.2), strapping shall be finish B. When specified (see 6.2) strapping shall be finish A.

5.3.1.2 Procurement of major components when furnished separately. Components of like description, preserved as specified in 5.2, shall be packed together as specified in 5.3.1.1.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

5.3.2 Level B. CUs and major components when furnished separately, preserved as specified in 5.2 shall be packed as specified in 5.3.1 as applicable, except boxes shall be Domestic type. As an alternate, boxes conforming to PPP-B-636, V3c, V11c, V13c or V15c may be used when the quantity to be packed does not exceed the weight or size limitations of the box. Box closure and strapping shall be in accordance with the appendix of the applicable box specification.

5.3.3 Level C. Each CU and major components when furnished separately, preserved as specified in 5.2, shall be packed in shipping containers that will afford adequate protection against damage during shipment from the supply source to the first receiving activity.

5.4 Marking. Marking for level A, Level B or Level C shall be in accordance with MIL-STD-129 and the special marking specified in 5.4.1 and 5.4.2.

5.4.1 Special marking. Each shipping container shall be marked with project code labels in accordance with MIL-STD-129. The labels shall contain project code "JID". In addition, each shipping container containing the batteries shall be marked with arrows and word "up" to indicate stacking position.

5.4.2 Sensitive electronic components. Major components when furnished separately, preserved as specified in 5.2.1.2 or 5.2.2 for components requiring electro-static or electromagnetic protection, shall be additionally marked in accordance with MIL-STD-129 with a sensitive electronic device caution label and the following caution statement:

CAUTION

OBSERVE PRECAUTIONS FOR HANDLING

ELECTROSTATIC SENSITIVE ITEMS

6. NOTES

6.1 Intended use. The CU, along with associated sensors, data transmission system, monitor cabinet and audible alarm comprise an Intrusion Detection System known as J-SIIDS.

6.2 Ordering data. Procurement documents should specify the following:

a. Title, number, and date of this specification.

b. When major components are to be furnished separately and number to be furnished (see 3.1.1).

c. When a first article is required for inspection and approval and the number of units required (see 3.2 and 6.3).

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

d. Whether batteries are to be furnished with CU's, quantity of batteries required, and preservation, packaging and packing instructions required for batteries, if applicable (see 3.5.11.4).

e. When Government-loaned property is not required (see 3.10).

f. Schedule, content and format of burn-in failure reports (see 4.5.2.8).

g. Schedule for examination and testing of first article pack.

h. Degree of preservation and degree of packing required (see 5.2 and 5.3).

i. When other than finish B strapping is required (see 5.3.1.1).

6.3 First article. When a first article inspection is required, the item should be an initial production model. The first article should consist of one or more units. The contracting officer should include specific instructions in acquisition documents regarding arrangements for examinations, test and approval of the first article.

6.4 Definitions. The following definitions shall apply throughout this specification.

6.4.1 False alarm. An alarm generated by stimuli other than those for which the control unit is designed to alarm.

6.4.2 Alarm signals.

6.4.2.1 Intrusion alarm. Alarm received from the sensor subsystem in response to an intrusion or attempted intrusion of the control zone.

6.4.2.2 Tamper alarm. Alarm caused by an attack on the system itself (tamper or line supervisor alarms) and failures which cause an alarm.

6.4.2.3 Duress alarm. Alarm received from a latching alarm switch resulting from activation by security personnel.

6.4.3 Damage. Damage is defined as deformation, corrosion, loosening of parts, breakage, or change of fit of any component; physical change which impairs the mechanical integrity of the control unit; evidence of delamination or water penetration into integrated circuits, printed circuit boards, external components, or operational requirements resulting in noncompliance of the control unit with the provisions of this specification.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

6.4.4 Quality assurance provisions (QAP). A QAP is a contractual requirement that supplements Section 4 of the specification. A QAP indicates the minimum requirements which must be inspected on the product drawings to verify the objectives of the product and assure interchangeability of the repair parts.

6.5 Quality assurance provision (QAP) records. The contracting officer should require the contractor to maintain records of all QAP inspections. A suggested paragraph is as follows:

> "The contractor shall maintain complete records of all examinations and tests performed to verify the requirements of classified QAP characteristics. The records shall include, as a minimum, lot size, drawing requirements, actual measurements, number and type of deficiencies found, quantity approved, quantity rejected, and corrective action taken when applicable."

6.6 Data requirements. The contracting officer should include requirements for such data as technical publications, instructional materials, illustrated parts lists, and contractor's maintenance and operation manual to be furnished with each control unit.

6.7 Provisioning. The contracting officer should include provisioning requirements for repair parts and maintenance tools, as necessary (including any special tools), and instructions regarding shipment of control units.

6.8 Government-loaned property. The contracting officer should arrange to loan the property specified in 3.10, when applicable (see 6.2).

Custodian:
Army - ME

Preparing activity:
Army - ME

Project 6350-A141

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

APPENDIX

TEST METHODS

FOR

CONTROL UNIT, ALARM SET

10. SCOPE

10.1 Scope. The test methods contained in this appendix are to determine whether CUs and major components furnished separately procured under this specification conform to the requirements specified. Figures 1 through 26 contain data for fabrication of test fixtures and preparation of test set-ups which are required to facilitate testing of the CUs and major components furnished separately.

20. APPLICABLE DOCUMENTS. This section is not applicable to this appendix.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

APPENDIX

TEST METHOD 1

CONTROL UNIT

FUNCTIONAL TEST

1. TESTS TO BE PERFORMED:

a. Power supply test.
b. Voltage monitor test.
c. Secure/access indication test.
d. Secure mode test.
e. Access mode test.
f. Test/reset mode test.
g. Intrusion alarm delay test.
h. AA inhibit test.

2. TEST APPARATUS:

a. Digital voltmeter (DVM) - Hewlett-Packard 34740A display with 34702A multimeter or equivalent.
b. Power supply (2) - Harrison 6202B or equivalent.
c. Time interval meter - Eldorado 255 or equivalent.
d. Oscilloscope, Tektronix Model T922, or equivalent.
e. DVM, Hewlett-Packard Model 3466A, or equivalent (ammeter and ac voltmeter).
f. Autotransformer (VR1), GenRad Model W10-MT3A, or equivalent.
g. Ammeter, -5, 0, +5 A dc (M1), GE Model 250-LSLS, or equivalent.
h. Test fixture (see figure 1).
i. Test fixture schematic and parts list (see figures 2 and 3).
j. Control unit test set-up (see figure 4).

3. TEST FIXTURE PREPARATION:

a. Remove jumpers (terminal links) between terminal pins 1 and 2 and terminal pins 2 and 3 of TB8 through TB13 and between terminal pins S-8 and S-9 of TB7. Reinstall after completion of testing.
b. Connect CU to external test equipment as shown in figure 4.
c. Set all sensor simulators switches on test fixture to CLOSED and pull plunger out on door tamper switch.
d. Set test fixture switches S22 through S27 to open.
e. Place test fixture controls in the following positions:

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

APPENDIX

Control	Position	Function
S1	1	Monitor
S2	2	DVM
S3	INST	Time function
S4	2	Start trigger
S5	1	Stop trigger
S6	OFF	AA inhibit
S7	OFF	Manual
S10	ON (CLOSED)	Dialer

f. Set autotransformer (VRI) for output voltage of 115 Vac to power supply (TB1-1 to TB1-2).

3.1 Power supply alignment procedure. The following alignment procedure shall be performed on each power supply prior to its subjection to initial functional tests (before burn-in) and prior to the first functional test after completion of burn-in. It may not be performed at any time during environmental or reliability tests. This procedure shall be done at room ambient temperature (65° to 82° F).

a. Disconnect leads in CU that are attached to TB2-3 and TB2-5. Protect ends so that they cannot touch any other terminals, components, or the chassis.
b. Open CU door and pull out tamper switch to the non-alarm position. Place mode switch in ACCESS position.
c. Close S22, S23, and S24. Place the power supply switch in the ON position. Allow unit to operate for 5 minutes prior to making the following adjustments:

NOTE: Voltage readings called for may be made with DVM provided for in figure 4 by placing DVM switch S2 on test fixture in the position appropriate to the output number to be measured. This correspondance is shown in table XI.

1. Adjust R3 on card A1 of power supply to attain 27.5 ±0.1 Vdc at output #1B (DVM switch S2 on test fixture is set to position 2 for this reading).
2. Adjust R6 on card A1 to attain 20 +0.1 Vdc at output #2.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

TABLE XI. Power supply acceptance data.

Serial No: _____

Temperature: _____

A	B	C	D	E	F	G	H	I	J	K	L
Output Number	DVM switch position *	Location	Voltage Rqmt @ -20° to 150°F	Output Voltage No Load @ 115 Vac	Output Voltage Loaded @ 115 Vac	Allowable Load Deviation From Column D	Ripple V p-p Loaded @ 115 Vac	Allowable Ripple V p-p	Output Voltage Loaded @ 110 Vac	Output Voltage Loaded @ 125 Vac	Allowable Line Deviation From Column D
1A	2	TB2-1 to TB2-4	27.5 Vdc ±1.0 V			±2.0%		2 V			±5.0%
1B	2	TB2-2 to TB2-4	27.5 Vdc ±1.0 V			±2.0%		50 mV			±1.0%
2	1	TB2-3 to TB2-4	20 Vdc ±1.0 V			±3.0%		50 mV			±1.0%
3	5	TB2-5 to TB2-4	5 Vdc ±0.35 V			±2.0%		50 mV			±1.0%
4	6	TB1-5 to TB1-6	7 Vdc ±2.0 V	**		**	**	**			±25.0%

* Applicable to test method 1 only.
** Not applicable.

Current limit [para 4.1.5(c) and 2.4.5(c) for test methods 1 and 7 respectively]: _____ amps (1.70 ±0.15 A).

Heavy current limit [para 4.1.5(e) and 2.4.5(e)]: _____ amps (2.4 A maximum).

X-4282

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

d. Voltage at output #3 shall be 5 +0.35 Vdc.
e. The ac power lamp on the CU door shall light when ac is present on TB1-1 and TB1-2. Voltage at output 4 shall be 7 ±2 Vdc.
f. Open S22, S23, and S24 and turn off power supply switch.
g. Reconnect leads disconnected in step a if test procedure of paragraph 4 will not be performed immediately.

4. TEST PROCEDURE:

4.1 Primary power supply.

4.1.1 Output voltage levels.

a. Perform step a of 3.1 above.
b. Adjust the output of VR1 to 115 ±1 Vac.
c. Set CU mode switch to ACCESS position.
d. Place the CU power switch in the ON position. The ac power lamp shall light (located on CU door).
e. Close S22, S23, and S24. Measure the voltage of output #1B. The voltage shall be 27.5 ±1.0 Vdc.
f. Measure the voltage of output #2. The voltage shall be 20 ±1.0 Vdc.
g. Open S22, S23, and S24. Observe and record the output voltage levels for outputs #1A, 1B, 2 and 3 in column E of table XI.
h. The output voltage must be within the levels stated in column D of table XI to be acceptable.

4.1.2 Load regulation.

a. Close S22, S23, S25, and S5 and open S24, S26, and S27.
b. Maintain the output on VR1 at 115 ±1 Vac.
c. Ammeter shall indicate 1.7 ±0.15 A.
d. Observe the voltages on outputs #1A, 2, 3, and 4, and record in column F of table XI.
e. Open S25 and close S24. Ammeter shall now indicate 0.0 A.
f. Record the voltage on output #1B in column F of table XI.
g. For acceptable load regulation, the output voltage measurements taken in column F shall not differ from those taken in column E by more than that stated in column G. The voltages taken in column F shall also meet the requirements given in column D.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

4.1.3 Ripple and noise (periodic and random deviations).

a. Close S22, S23, and S25 and open S24, S26, and S27.
b. Maintain the output of VR1 at 115 +1 Vac.
c. With an oscilloscope substituted for the DVM, measure the ac p-p ripple voltages on outputs #1A, 2, and 3. Record this data in column H of table XI.
d. Open S25 and close S24. Measure and record the ac p-p ripple voltage on output #1B in column H of table XI.
e. For acceptable ripple content, the ac p-p voltages shall be less than stated in column I of table XI.

4.1.4 Line regulation.

a. Close S22, S23, and S25 and open S24, S26, and S27.
b. Adjust the output of VR1 to 110 ±1 Vac.
c. Measure and record, in column J of table XI, the voltages on outputs #1A, 2, 3, and 4.
d. Open S25, close S24, and record the voltage on output #1B in column J of table XI.
e. Open S24, close S25, and increase the output of VR1 to 125 ±1 Vac.
f. Measure and record, in column K of table XI, the voltages on outputs #1A, 2, 3, and 4.
g. Open S25, close S24, and record the voltage on output #1B in column K.
h. For acceptable line regulation, the output voltage measurements recorded in columns J and K shall not differ from those recorded in column F by more than that stated in column L. The voltages taken in columns J and K shall also meet the requirements given in column D.

4.1.5 Current limit.

a. Close S22, S23, and S25 and open S24, S26, and S27.
b. Adjust the output of VR1 to 115 ±1 Vac.
c. Observe ammeter indicating 1.7 ±0.15 A. Record this value in table XI.
d. Close S26. Record in table XI the current indicated on M1.
e. The current indicated on ammeter shall not exceed 2.4 A.
f. Open S26.
g. For acceptance, the current limit characteristics shall be within the above specified limit.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the currentversion before use.

4.1.6 Standby power.

a. Close S22, S23, and S27 and open S24, S25, and S26.
b. Place the power supply switch in the ON position.
c. Turn on 24 V power supply.
d. Remove ac power input. The ac power lamp on the CU door shall extinguish. The voltages at output #2 and #3 shall remain within allowable tolerances specified in column D of table XI. The ammeter will indicate current is being supplied from the 24 volt power supply and shall indicate not more than 725 ma.
e. Restore ac power input. The ac power lamp shall illuminate. The voltages at output #2 and #3 shall be within allowable tolerances specified in column D of table XI.
f. For acceptance, the standby power characteristics shall be within the above specified limits.

4.1.7 Output #5.

a. Close S22, S23, and S24 and open S25, S26, and S27.
b. Place the power supply switch in the ON position and adjust the output of VR1 to 125 ±1 Vac.
c. The voltage across TB5-1 and TB5-2 shall be 125 ±1 Vac.
d. For acceptance, the output #5 characteristics shall be within the above specified limits.

4.1.8 Output #7, ac presence.

a. Close S22, S23, and S27 and open S24, S25, and S26.
b. Place the power switch in the ON position and adjust the output of VR1 to 115 Vac.
c. The resistance across TB3-1 and TB3-2 shall be less than 10 ohms.
d. Remove ac power input.
e. The resistance across TB3-1 and TB3-2 shall be 200K ±20K ohms.
f. For acceptance, the ac presence output characteristics shall be within the above specified limits.

4.2 Voltage monitor test.

a. Place DVM switch S2 in position 1. Open S22, S23, S24, S25, S26, and S27 and reconnect leads that were disconnected from CU TB2-3 and TB2-5 in 4.1.1, step a.
b. Observing DVM, rotate monitor switch S1 from position 1 thru position 6. The DVM shall indicate 20 ±1 Vdc at each position.
c. Set CU power switch to OFF.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

d. Remove fuse F2 and connect an external dc power supply to TB2-3 (+) and TB2-4 (ground). The 24V power supply shown in figure 3 may be removed from the test set-up and used for steps d through p.
e. Adjust external power supply to 20 ±0.5 Vdc.
f. Set CU power switch to ON.
g. Turn CU mode switch to TEST/RESET to establish normal operating conditions.
h. Turn mode switch to SECURE. (Allow for exit time delay before proceeding.)
i. Push reset switch S8 on test fixture. All indicator lights shall go out.
j. Decrease external power supply voltage slowly to less than 19 Vdc. Alarm indicator lights INST, DELAYED, and AA shall illuminate when the voltage is greater than 18.5 and less than 19.0 Vdc.
k. Readjust external power supply output to 20 Vdc.
l. Turn CU mode switch to TEST/RESET and back to SECURE. (Allow for exit time delay before proceeding.)
m. Push reset switch S8.
n. Increase external power supply voltage to greater than 21 Vdc. Alarm indicator lights INST, DELAYED, and AA shall illuminate when the voltage is greater than 21.0 and less than 21.5 Vdc.
o. Set CU power switch to OFF.
p. Disconnect external power supply and replace fuse F2.
r. Set CU power switch to ON.
s. Turn mode switch to TEST/RESET then back to SECURE. Wait 6 seconds for expiration of secure/access delay.
t. Push reset switch S8. All indicator lights shall go out.
u. Set timer function switch S3 to AC FAIL, stop trigger switch S5 to 2, and reset time interval meter.
v. Simultaneously unplug ac power from the CU and set manual switch S7 to ON. The timer interval meter shall begin running. Within 1 second the timer shall stop and indicator light AC FAIL shall illuminate.
w. Turn manual switch S7 to OFF.
x. Reapply ac power to the CU.
y. Push reset switch S8. Indicator light AC FAIL shall go out.

4.3 Secure/access indication test.

a. Set CU mode switch to SECURE. Wait at least 6 seconds and push reset switch S8. Set timer function switch S3 to S/A, start trigger switch S4 to 1, and stop trigger switch S5 to 2.
b. All indicator lights shall be off. Reset time interval meter to zero.
c. Turn CU mode switch to TEST/RESET and back to SECURE within 0.5 second. Indicator light S/A shall illuminate and the time interval meter shall begin running. When the timer stops, the meter shall indicate 4.5 to 6.5 seconds.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

d. Push reset switch S8. Indicator light S/A shall go out.
e. Rapidly turn mode switch to ACCESS and back to SECURE within 1 second. The conditions of step c. shall occur, except meter may indicate up to 7 seconds.
f. Push reset switch S8. Indicator light S/A shall go out.

4.4 Secure mode test.

a. Set timer function switch S3 to INST, start trigger switch S4 to 2, and stop trigger switch S5 to 1.
b. Set latch/nonlatch switch on status processor to LATCH.
c. Push reset switch S8 and reset time interval meter.
d. Momentarily set sensor simulators switch A1 to OPEN to simulate an intrusion alarm. Alarm indicator light INST shall illuminate, the proper LED on board A12 shall illuminate, and the time interval meter shall begin running.
e. When the timer stops, the meter shall indicate 10 $\pm$2 seconds. Alarm indicator lights DELAYED and AA will illuminate within $\pm$4 seconds of the time at which the timer stops. It is not necessary to accurately measure the $\pm$4 seconds.
f. Turn CU mode switch to TEST/RESET and back to SECURE. Wait 6 seconds.
g. Push reset switch S8. All indicator lights shall go out.
h. Repeat steps c. thru g. for sensor simulators switches B1, C1, D1, and E1.
i. Set latch/nonlatch switch to NONLATCH.
j. Set timer function switch S3 to LATCH/NL, start trigger switch S4 to 2, and stop trigger switch S5 to 1. Reset time interval meter.
k. Repeat step d. Response shall be as in step d., except the timer shall begin running after a delay of 10 $\pm$2 seconds. It is not necessary to accurately measure this time. When the timer starts, alarm indicator lights DELAYED and AA shall illuminate. When the timer stops the timer meter shall indicate 10 $\pm$2 seconds.
l. Push reset switch S8 and reset the time interval meter. Alarm indicator lights INST and DELAYED shall go out. Alarm indicator light AA shall remain lit.
m. Repeat steps f., g., k., and l. for sensor simulators switches B1, C1, D1, and E1.
n. Set latch/nonlatch switch to LATCH.
o. Set timer function switch S3 to INST, start trigger switch S4 to 2, and stop trigger switch S5 to 1.
p. Momentarily set sensor simulators switch A3 to OPEN to simulate a tamper alarm. Alarm indicator lights INST, DELAYED, and AA shall illuminate and the time interval meter shall begin running.
q. When the timer stops, it shall indicate 10 $\pm$2 seconds.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

r. Push reset switch S8. All alarm indicator lights shall go out. The DELAYED and AA indicator lights shall illuminate when the switch is released.
s. Turn mode switch to TEST/RESET and back to SECURE. (Allow for exit time delay before proceeding.)
t. Push reset switch S8. All indicator lights shall go out.
u. Repeat steps p. thru t. using sensor simulators switches B3, C3, D3, E3, and dialer tamper switch S10.
v. Repeat steps p. thru u. with the latch/nonlatch switch in NONLATCH position, except in step r, when S8 is pushed, alarm indicator lights INST and DELAYED only will go out and AA will remain on.
w. Set latch/nonlatch switch to LATCH.
x. Turn mode switch to TEST/RESET and back to SECURE. (Allow for exit time delay before proceeding.)
y. Push reset switch S8 and reset time interval meter.
z. Momentarily set sensor simulators switch F1 to OPEN to simulate a duress alarm. Alarm indicator lights INST and DELAYED shall illuminate, the time interval meter shall begin running, and the proper LED on A12 shall illuminate.
aa. When the timer stops, it shall indicate 10 $\pm$2 seconds.
bb. Set latch/nonlatch switch to NONLATCH.
cc. Repeat Steps x. thru aa., except in step aa. when timer stops, push reset switch S8. Alarm indicator lights DELAYED and INST shall go out.
dd. Turn mode switch to TEST/RESET and back to SECURE. (Allow for exit time delay before proceeding.)
ee. Set latch/nonlatch switch to LATCH.
ff. Push reset switch S8, and reset time interval meter.
gg. Open CU tamper switch momentarily. Alarm indicator lights INST, DELAYED, and AA shall illuminate, and the time interval meter shall begin running.
hh. When timer stops, the meter shall indicate 10 $\pm$2 seconds.
ii. Turn mode switch to TEST/RESET and back to SECURE. (Allow for exit time before proceeding.)
jj. Push reset switch S8 and reset time interval meter.
kk. Repeat steps gg. thru jj. for the NONLATCH position; except following Step hh., push reset switch S8. Alarm indicator lights INST and DELAYED shall go out.
ll. Momentarily set sensor simulators A1 to OPEN, wait 1.5 $\pm$0.1 seconds then switch B1 to OPEN. LED A on board A12 shall illuminate and LED B shall not illuminate.
mm. Repeat step ii.
nn. Momentarily set sensor stimulators switch A1 to OPEN. Wait 700 +100 ms then set switch B1 to OPEN. LEDs A and B shall illuminate.
oo. Repeat step ii.
pp. Push transmitter resync switch on status processor. The test fixture RESYNC indicator light shall illuminate.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

4.5 Access mode test.

a. Repeat the tests of paragraph (4.3) with the mode switch at ACCESS instead of SECURE. (See table XII for differences in outputs from the SECURE mode.)
b. Turn DVM switch S2 to 2.
c. Turn monitor switch S1 from position 1 through 6. The DVM shall indicate 24 to 28.5 V at each positon except position 6.
d. Set timer function switch S3 to EGRESS, start trigger switch S4 to 2, and stop trigger switch S5 to 2.
e. Push reset switch S8 and reset time interval meter.
f. Turn potentiometer A9R6 fully clockwise.
g. Turn mode switch from ACCESS to SECURE.
h. Set sensor simulators switch A1 to OPEN within 0.5 seconds of step g. Alarm indicator light INST shall illuminate, the DELAYED and AA indicator lights shall be off, and the time interval meter shall begin running.
i. When the timer stops, alarm indicator DELAYED and AA shall illuminate, indicator light INST shall remain on, and the time interval meter shall indicate 20 $\pm$4.5 seconds.
j. Turn potentiometer A9R6 approximately 120 degrees counterclockwise.
k. Set sensor simulators switch A1 to CLOSED.
l. Turn mode switch to ACCESS.
m. Push reset switch S8 and reset time interval meter.
n. Turn mode switch to SECURE.
o. Repeat steps h. and i., except in step i., the meter shall indicate 115 $\pm$35 seconds.
p. Set sensor simulators switch A1 to CLOSED.
q. Turn mode switch to TEST/RESET.
r. Push reset switch S8 and reset time interval meter.
s. Turn potentiometer A9R6 fully clockwise.

4.6 Test/reset mode test.

a. Repeat the tests of paragraph 4.3 in TEST/RESET mode. (See table XII for differences in output conditions from SECURE mode.)

4.7 Intrusion alarm delay test.

a. Set mode switch to SECURE. (Allow for exit time delay before proceeding.)
b. Push reset switch S8 and reset time interval meter.
c. Turn potentiometer A10R8 fully clockwise.
d. Set timer function switch S3 to ACCESS, start trigger switch S4 to 2, and stop trigger switch S5 to 2.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

APPENDIX

TABLE XII. Output conditions.

	INST	DELAYED	S/A	AC FAIL	ACCESS COMMAND	LAA	+20V	COMMENTS
SECURE MODE								
INTRUSION	X[1]	X[2](X[4])	OFF	N/A	0 V	X[2]	20 ± 1	
TAMPER	X[1]	X[3](X[1]) [OFF]	OFF	N/A	0 V	X[3] [OFF]	20 + 1	
DURESS	X[1]	X[3](X[1])	OFF	N/A	0 V	OFF	20 ± 1	
NORMAL (NON-ALARM)	OFF	OFF	OFF	OFF	0 V	OFF	20 ± 1	
AC PWR "ON"	----	-----	---	OFF	----------	---	------	(AFTER 3 SEC DI RESET BY AC RE
AC PWR "OFF"	----	-----	---	ON	----------	---	------	AND S8)
ACCESS MODE								
INTRUSION	OFF	OFF	ON	N/A	+24 to 28.5 V	OFF	20 ± 1	INTRUSION ALARM INHIBITED
TAMPER	X[1]	X[3](X[1]) [OFF]	ON	N/A	+24 to 28.5 V	X[3] [OFF]	20 ± 1	
DURESS	X[1]	X[3](X[1])	ON	N/A	+24 to 28.5 V	OFF	20 ± 1	
NORMAL (NON-ALARM)	OFF	OFF	ON	OFF	+24 to 28.5 V	OFF	20 ± 1	
AC PWR "ON"	----	-----	---	OFF	----------	---	------	(AFTER 3 SEC DE RESET BY AC RET
AC POWER "OFF"	----	-----	---	ON	----------	---	------	AND S8)
TEST/RESET MODE								
INTRUSION	X[5]	X[1]	ON	N/A	0 V	OFF	20 ± 1	
TAMPER	X[5]	X[1]	ON	N/A	0 V	OFF	20 ± 1	
DURESS	X[5]	X[1]	ON	N/A	0 V	OFF	20 ± 1	
NORMAL (NON-ALARM)	OFF	OFF	ON	OFF	0 V	OFF	20 ± 1	
AC PWR "ON"	----	-----	---	OFF	----------	---	------	(AFTER 3 SEC DEL RESET BY AC RETU
AC POWER "OFF"	----	-----	---	ON	----------	---	------	AND S8)

NOTES

X INDICATES LED ON, ALARM CONDITION
-1 NO DELAY, ALARM APPEARS FOR 10 ± 2 SECONDS, CAN BE RESET BY S8 AFTER THAT TIME
-2 APPEARS AFTER 10-90 SECONDS DELAY, LATCHED UNTIL RESET BY TURNING MODE SWITCH TO TEST/RESET. CANNOT BE RESET BY S8 ALONE.
-3 NO DELAY, LATCHED UNTIL RESET BY TURNING MODE SWITCH TO TEST/RESET. CANNOT BE RESET BY S8 ALONE.
-4 APPEARS AFTER 10-90 SECONDS DELAY, REMAINS FOR 10 ± 2 SECONDS AFTER WHICH CAN BE RESET BY S8.
-5 SAME AS -1 EXCEPT INTERNAL ALARM ALSO SOUNDS FOR 10 ± 2 SECONDS
( ) INDICATES LATCH/NON LATCH SWITCH IN NON LATCH POSITION.
[ ] INDICATES LAA INHIBIT SWITCH ON.

X-2977C

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

e. After the exit time delay has elapsed, simulate an intrusion by setting any sensor simulators load switch A1 through E1 to OPEN. Alarm indicator light INST shall illuminate and indicator lights DELAYED and AA shall be off. The time interval meter shall begin running.
f. When the timer stops, alarm indicator lights DELAYED and AA shall illuminate, indicator light INST shall remain on, and the time interval meter shall indicate 10 ±2 seconds.
g. Set sensor simulators switch which was opened in step e. to CLOSED.
h. Turn mode switch to TEST/RESET then back to SECURE. (Allow for exit time before proceeding.)
i. Turn potentiometer A10R8 approximately 120 degrees counterclockwise, or as required for 90 seconds.
j. Repeat steps e. and f. Except in step f., the time interval meter shall indicate 90 ±10 seconds.

4.8 AA inhibit test.

a. Turn mode switch to TEST/RESET then to SECURE. (Allow for exit time delay before proceeding.)
b. Push reset switch S8 and reset time interval meter.
c. Set AA inhibit switch S6 to ON.
d. Set sensor stimulators switch F3 to OPEN to simulate a tamper alarm. Alarm indicator light INST shall illuminate and indicator lights DELAYED and AA shall be off.
e. Turn off AA inhibit switch S6. Alarm indicator light INST shall remain on and indicator lights DELAYED and AA shall illuminate.

Source: https://assist.dla.mil -- Downloaded: 202640-26T04:10Z
Check the source to verify that this is the current version before use.

APPENDIX

TEST METHOD 2

CONTROL UNIT

TAMPER SWITCH TOLERANCE TEST

1. TEST APPARATUS:

   a. Six-inch ruler.
   b. CU test set-up (see figure 4).

2. TEST PREPARATION:

   a. Connect CU to external test equipment as shown in figure 4.
   b. Set all sensor simulators switches on test fixture to CLOSED.
   c. Set CU switch to ON.
   d. Close and lock door.
   e. Set mode switch to TEST/RESET.

3. TEST PROCEDURE:

   a. Note the door flange position on the right side of the cabinet near the door lock. Make a small mark on the cabinet side panel to record the exact position of the door flange.
   b. Unlock and slowly open the cabinet door. Mark the door flange position on the side panel at its exact position when the internal alarm sounds. The door flange shall not open beyond the edge of the side panel before the CU sonalert sounds.
   c. Measure between marks. The measurement shall be not less than 0.125 inch nor more than 0.250 inch.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

APPENDIX

TEST METHOD 3

CONTROL UNIT

MODE SWITCH LIFE TEST


1. TEST APPARATUS:

a. Power supply (3) - Preston Model X-MOD-101 or equivalent.
b. Resistor (9) - 300 ohms.
c. Mode switch actuating device - As required.

2. TEST PROCEDURE:

a. The following test shall be performed prior to installation of the switch in the CU:

(1) Connect a 30 V, 100 mA load across switch terminals as shown below. Section 1 of switch only shown (all sections to be tested).
(2) Actuate switch 50,000 times.
(3) After completion of life test, the mode switch shall show no visual sign of damage and shall function as specified after installation into the CU.



Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

APPENDIX

TEST METHOD 4

CONTROL UNIT

BURN-IN

1. TEST APPARATUS:

   a. DVM - Hewlett-Packard 34740A display with 34702A multimeter or equivalent.
   b. Power supply, Preston X-MOD-101 or equivalent (two required).
   c. Multimeter, Simpson Model 260 or equivalent.
   d. Resistor, 62 ohms, 10 watts (W).
   e. Time interval meter - Eldorado 255 or equivalent.
   f. Test fixture (see figure 1).
   g. Test fixture schematic and parts list (see figures 2 and 3).
   h. CU test set-up (see figure 4).

2. TEST PREPARATION:

   a. Connect CU to external test equipment as shown in figure 4 or as required to perform test procedure. If substitute fixture is utilized perform steps similar to 2b. through 2f. below.
   b. Set all sensor simulators switches on test fixture to CLOSED and pull plunger out on door tamper switch.
   c. Set AA inhibit, manual, and dialer switches S6, S7, and S10 on test fixture to the OFF position.
   d. Set potentiometers on A9 and A10 PWB assemblies for minimum delay times.
   e. Set CU power switch on ON.
   f. Turn CU mode switch to TEST/RESET then to SECURE.
   g. After 6 seconds, momentarily depress reset switch S8.

3. TEST PROCEDURE:

   a. A functional test in accordance with test method 1 shall have been conducted prior to starting burn-in.
   b. Nine times each 24 hours during the test period, demonstrate the following:

      1. that a momentary intrusion or duress alarm input results in the correct output response at each of the 3 output terminal pairs and the alarm identification LED for each combination of latch/nonlatch switch and mode switch position (6 combinations).
      2. that a momentary tamper alarm input results in the correct output response at each of the 3 output terminal pairs for each combination of latch/nonlatch switch and mode switch position (6 combinations).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

3. that the entrance and exit delay functions are operating properly.
4. that the secure/access timer is operating properly when switched to the TEST/RESET position and back to SECURE position.

NOTE: Only one intrusion or duress alarm input and one tamper alarm input need be tested at any one of the 9 times in 24 hours. However, in a 24-hour period, each such input must be tested at least once. In the case of the tamper inputs, both external inputs and internal sources shall be included, except that the voltage monitor circuit need not be tested.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

APPENDIX

TEST METHOD 5

CONTROL UNIT

ELECTROMAGNETIC SUSCEPTIBILITY TEST

1. TEST APPARATUS:

   a. Test fixture, (see figure 5).
   b. EMI test set-up (see figure 6).
   c. 15 ohm, 5 percent, 2 watt resistor.
   d. Power supply, Hewlett-Packard 6202B or equivalent.
   e. 6-channel chart recorder, Brush 260 or equivalent.
   f. Equipment as specified in MIL-STD-462, Test Methods CS01, CS02, CS06 and RS06.

2. TEST PREPARATION:

   a. Drill or punch two 7/8-inch conduit holes in top left (inside marked rectangle) surface of CU enclosure. Use care to insure metal shavings do not fall into power supply.
   b. Place CU inside EMI chamber in location where it will be tested and place test apparatus (a., c., d. above) outside of EMI chamber.
   c. Connect 1/2-inch electrical metallic tubing (EMT) between CU, using one of holes drilled or punched above, and the test fixture, figure 5.
   d. Pull 10 wires through EMT and connect to test fixture as shown in figure 6. Connect other test apparatus as shown in figure 6.
   e. Disconnect red and black battery leads from CU TB2-1 and TB2-4 and connect the 15 ohm resister between these 2 terminals.
   f. Adjust potentiometers A10R8 (entrance time delay) and A9R6 (exit time delay), to maximum clockwise position in order to minimize time delay on alarm processing to the delayed alarm output.
   g. Set Latch/Nonlatch switch to LATCH position.

3. TEST PROCEDURE:

   a. The CU is now ready to be connected to the EMI test equipment as specified in MIL-STD-462, test method CS01. Connect the ac power source and test equipment to CU TB1 using the second conduit hole drilled or punched in step 2. a. Turn the CU, external 5V power supply and chart recorder on. Close and lock the CU door.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

b. Insure S1 and S2 are closed (Non-alarm condition). Rotate the mode switch to TEST-RESET and back to SECURE. Wait 12 seconds and then verify output conditions on chart recorder are correct. All outputs should be low except for the Access/Secure output and the AA output which should be high (see table XIII).
c. Conduct test method CS01. The chart recorder shall be continuously monitored. No erroneous outputs shall occur as a result of the test.
d. Repeat the test, but initiate momentary intrusion alarms (S1 open) at various frequencies throughout the test frequency band to insure that alarms are processed normally during CU operation under adverse EMI conditions. Outputs shall be as specified in table XIII.
e. Turn the mode switch to ACCESS. All outputs shall be low except for the AA which shall be high. Repeat step c. Repeat step d., except use S2 to generate tamper alarms.
f. Test method CS01 is now complete. Turn off all test equipment. Repeat steps a. through e. for test methods CS02 and CS06.
g. When test method CS06 is complete, disconnect CS06 test equipment. Connect ac source to CU. Turn the CU, 5V power supply and chart recorder on. Close and lock CU.
h. Set up EMI test equipment for MIL-STD-462, test method RS06. Perform steps b. through e. above.
i. EMI testing is now complete.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

TABLE XIII. Output conditions - EMI test fixture.

Input	Output						Comment
	Instantaneous TB4-1 ref TB4-6	Delayed TB4-2 ref TB4-6		Audible Alarm TB4-5 ref TB4-6	Access/Secure TB4-3 ref TB4-6	AC power Status TB4-4 ref TB4-6	
		Latch	Non-Latch				
Secure Mode					Hi		Output does not go Hi until 4.5 to 6 seconds after mode changed to secure
Intrusion Alarm Tamper Alarm Non-Alarm	Hi 1,3 Hi 1,3 Lo	Hi 2,4 Hi 1,4 Lo	Hi 2,3 Hi 1,3 Lo	Lo 2,4 Lo 1,4 Hi			
Test-Reset Mode					Lo		
Intrusion Alarm Tamper Alarm Non-Alarm	Hi 1,3 Hi 1,3 Lo	Hi 1,4 Hi 1,4 Lo	Hi 1,3 Hi 1,3 Lo	Hi Hi Hi			Audible Alarm output inhibited in Test-Reset mode. Sonalert is enabled in this mode. Sonalert tracks instantaneous output.
Access Mode					Lo		
Intrusion Alarm Tamper Alarm Non-Alarm	Lo Hi 1,3 Lo	Lo Hi 1,4 Lo	Lo Hi 1,3 Lo	Hi Lo 1,4 Hi			Intrusion Alarms are inhibited in Access mode.
AC Power on						Lo	Not mode dependent
AC Power Fail						Hi	

Notes: Hi - > 4 Vdc
Lo - < 1 Vdc
1 - Alarm output appears instantaneously.
2 - Alarm output appears after expiration of entrance delay.
3 - Alarm output resets automatically after appearing for duration of alarm input plus 10 ±2 seconds.
4 - Alarm output latches on until reset by turning mode switch to Test-Reset.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

APPENDIX

TEST METHOD 6

CONTROL UNIT

RELIABILITY TEST

1. TEST APPARATUS:

   a. CU reliability test fixture (see figure 7).
      CU reliability test set-up (see figure 8).
   b. Power supplies, Hewlett-Packard 6202B or equivalent (2 required).
   c. Chart recorder, 6 channel, Brush 260 or equivalent or other means of continuous monitoring.
   d. Digital multimeter, Hewlett Packard 3466A or equivalent.

2. TEST PREPARATION:

   a. Connect test fixture to CU as shown in figure 8. Set power supply 1 to 5 ±0.2 Vdc and power supply 2 to 24.5 ±0.5 Vdc. AC power input (115 Vac nominal) should be switched off.
   b. Set switches S1 through S14 closed, S16 open, and S15 to position 2.
   c. Open CU door and set tamper switch to maintenance position (all the way out).
   d. Set potentiometers on CU A9 and A10 cards to maximum clockwise position to obtain minimum entrance and exit time delays.
   e. Set CU Latch/Non-Latch switch to NON-LATCH.
   f. Set CU mode switch to SECURE.
   g. Close ac power input switch.
   h. Turn on CU power switch and close CU door.
   i. If an alarm occurs, turn mode switch to TEST/RESET, then return to SECURE position. After 12 seconds, outputs 1, 2, 4 should be low (less than 1 Vdc) and outputs 3 and 5 high (5 ±1 Vdc). If not, take corrective action before proceeding with test.

3. TEST PROCEDURE:

   a. Reliability test begins after step h. of test preparation. During the reliability test, outputs 1 through 5 shall be continuously monitored. Nine times each 24 hours (except where noted herein), but not more than once per hour, the tests of steps b. through aa shall be performed. Except where specified during these test periods, 115 Vac (nominal) power shall be continuously applied to the CU, the CU power switch shall be on, and the CU door shall be closed. Any alarms that occur during door closing after performing tests may be neglected. Such alarms shall be reset by performing step i. of test preparation. Test periods are considered as part of the total elapsed time of the reliability test.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

b. Open CU door and pull tamper switch to maintenance position and set Latch/Non-Latch switch to LATCH position.

c. Set mode switch to ACCESS position. Observe outputs after 12 seconds.

PASS: Outputs 1, 2, 3, and 4 are low. Output 5 is high. All A12 board LED's are unlit.

FAIL: Nonconformance to PASS criteria.

d. Momentarily (for 150 to 500 ms) open switch S2. Observe outputs for at least 15 seconds.

PASS - Output 1 goes high immediately (within 250 ms) and remains high for 10 $\pm$2 seconds. Output 2 goes high immediately and remains high. Output 5 goes low immediately and remains low. All LED's on A12 circuit card remain unlit.

FAIL - Non conformance to PASS criteria.

e. Set mode switch to TEST/RESET position and observe outputs.

PASS - Output 2 goes low and output 5 high immediately.

FAIL - Nonconformance to PASS criteria.

f. Return mode switch to ACCESS position and repeat steps d and e for switches S4, S6, S8, S10, S12 and S14 and the CU tamper switch.

g. Open S3 and observe outputs.

PASS - Immediately the sonalert sounds, outputs 1 and 2 go high, output 5 remains high and LED A in the CU lights.

FAIL - Nonconformance to PASS criteria.

h. Set mode switch to SECURE position and observe outputs.

PASS - Immediately, the sonalert ceases sounding, LED A extinguishes, output 2 goes low and output 5 remains high. Output 1 remains high. After 4.5 to 6 seconds output 4 goes high. Output 2 goes high and output 5 low 20 $\pm$4 seconds after the mode switch is placed in SECURE. LED A lights 10 $\pm$2 seconds after the mode switch is placed in SECURE.

FAIL - Nonconformance to PASS criteria.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

i. Close switch S3 and observe outputs.

PASS - After 10 ±2 seconds, output 1 goes low.

FAIL - Nonconformance to PASS criteria.

j. Set mode switch to TEST/RESET position and immediately return to SECURE.

PASS - Output 2 goes low, and output 5 goes high. Output 4 goes low for 4.5 to 6.5 seconds. LED A extinguishes.

FAIL - Nonconformance to PASS criteria.

k. Wait 15 seconds and momentarily open S5. Observe outputs.

PASS - Output 1 goes high and LED B lights. Output 2 goes high and output 5 low after 10 ±2 seconds.

FAIL - Nonconformance to PASS criteria.

l. Set Latch/Non-Latch switch to NON-LATCH.

m. Rotate mode switch to TEST/RESET then return to SECURE position to reset latched alarms. Wait 15 seconds. Disregard output changes.

n. Momentarily open switch S7 and observe outputs.

PASS - Output 1 goes high immediately and LED C lights. After a delay of 10 ±2 seconds output 2 goes high and output 5 low. In an additional 10 ±2 seconds, output 2 goes low and output 5 remains low. Output 1 goes low 10 ±2 seconds after it went high.

FAIL - Nonconformance to PASS criteria.

o. Rotate mode switch to TEST/RESET, then return to SECURE position and observe outputs.

PASS - Output 5 goes high at TEST/RESET position and LED C immediately extinguishes at SECURE position. Output 3 goes low at TEST/RESET position and remains low for 4.5 to 6 seconds after arriving at the SECURE position, then goes high.

FAIL - Nonconformance to PASS criteria.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

p. At least 12 seconds after placing mode switch in SECURE position in step o., momentarily activate switches S9 and S11 simultaneously and observe outputs.

PASS - Output 1 goes high immediately and LEDs D and E light. After 10 ±2 seconds, output 2 goes high and output 5 low. In an additional 10 ±2 seconds, output 2 goes low and output 5 remains low.

FAIL - Nonconformance to PASS criteria.

q. Momentarily open switch S1 and observe outputs.

PASS - Outputs 1 and 2 immediately go high, then go low after 10 ±2 seconds. Output 3 remains high. LEDs D and E remain lit and all other LED's unlit. Output 5 remains low.

FAIL - Nonconformance to PASS criteria.

r. Rotate mode switch to TEST/RESET, then return to SECURE position.

PASS - Output 5 goes high. LEDs D and E extinguish at return to SECURE. Output 3 goes low at TEST/RESET and goes high 4.5 to 6 seconds after return to SECURE.

FAIL - Nonconformance to PASS criteria.

s. Momentarily open switch S1 and observe outputs.

PASS - Outputs 1 and 2 immediately go high, then go low after 10 ±2 seconds. Outputs 3 and 5 remain high. LED F lights.

FAIL - Nonconformance to PASS criteria.

t. Set mode switch to TEST/RESET, then to SECURE position. Disregard output changes.

u. In sequence, set switch S15 to position 1, close switch S16 and open switch providing ac power to CU. Observe outputs.

PASS - Output 4 goes high 3 ±2 seconds after removal of ac power. No other output changes occur.

FAIL - Nonconformance to PASS criteria.

NOTE: Steps u through aa. need be performed only once per 24 hour period.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

v. Open switch S16, place S15 in position 2. Do not restore ac input power.

w. Remove fuse F2 from CU power supply.

x. Set voltage on power supply #2 to 20 ±1 Vdc, then close switch S16 and restore ac input power to the CU.

y. Slowly reduce power supply #2 voltage while monitoring output 1 (disregard other outputs).

PASS - Output 1 shall be low above 19.0 Vdc and shall go high above 18.6 Vdc.

FAIL - Nonconformance to PASS criteria.

z. Increase power supply #2 voltage to 20 ±1 Vdc. After sonalert quiets, slowly increase voltage while monitoring output 1.

PASS - Output 1 goes high at a voltage not less than 21.0 Vdc and not greater than 21.5 Vdc.

FAIL - Nonconformance to PASS criteria.

aa. Restore equipment to set up existing after step 2.h.

bb. At all times when tests are not being performed, CU door shall be closed, mode switch in SECURE position and Latch/Nonlatch switch in NONLATCH position and outputs 1 through 5 shall be continuously monitored.

PASS - Outputs 1, 2, 3 and 4 are low, output 5 high at all times.

FAIL - Nonconformance to PASS criteria.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

APPENDIX

TEST METHOD 7

POWER SUPPLY ASSEMBLY

1. TEST APPARATUS:

a. Oscilloscope, Tektronix Model T922, or equivalent.
b. DVM, Hewlett-Packard Model 5314A, or equivalent.
c. Autotransformer (VR1), GenRad Model W10-MT3A, or equivalent.
d. Power supply, dc, Hewlett-Packard Model 6200, or equivalent.
e. Sound level meter, B&K Model 2209, or equivalent.
f. Ammeter, -5, 0, +5 A dc (M1), GE Model 250-LSLS, or equivalent.
g. Milliammeter, 0 - 300 mA dc (M2), GE Model 250-KGKG, or equivalent.
h. Milliammeter, 0 - 800 mA dc (M3), GE Model 250-KWKW, or equivalent.
i. Milliammeter, 0 - 100 mA dc (M4), GE Model 250-JRJR, or equivalent.
j. Resistor, 15 ohm adjustable, 100 W, Claristat Model VK-100-NA-15, or equivalent.
k. Resistor, 5 ohm, ±5%, 100 W, Ohmite Model 0600A, or equivalent.
l. Resistor, 150 ohm adjustable, 12 W, Ohmite Model 1013, or equivalent.
m. Resistor, 50 ohm adjustable, 25 W, Ohmite Model 0366, or equivalent.
n. Resistor, 100 ohm, ±5% 1/2 W.
o. Switches (S1-S8), SPST, Leviton Model 19916, or equivalent.
p. Lamp, Chicago Miniature Model 1815, or equivalent.
q. Test Fixture (see figure 9).
r. Diode, 1N4004 or equivalent.

2. TEST PROCEDURE (ROOM TEMPERATURE):

2.1 General. Unless otherwise specified, all alignment, burn-in, and testing procedures will be conducted at prevailing room conditions (68° to 78° F).

2.2 Alignment procedure. The following alignment procedure will be performed on each power supply prior to its subjection to burn-in and functional tests:

a. Connect the power supply to the test fixture as shown in figure 9.
b. Set autotransformer (VRI) for output voltage of 115 Vac to power supply (TB1-1 to TB1-2).
c. Close S1, S2, S3, and S4 and open S5, S6, S7, and S8. Place the power supply switch in the ON position. Allow unit to operate for 5 minutes prior to making the following adjustments:

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

1. Adjust R3 on card A1 to attain 27.5 ±0.1 Vdc at output #1B. M2 shall indicate 0.250 ±0.035 A.
2. Adjust R6 on card A1 to attain 20 ±0.1 Vdc at output #2. M3 will indicate 0.600 ±0.025 A.
3. Measure 5 ±0.35 Vdc at output #3. M4 shall indicate 50 ±7 mA.

d. The No. 1815 lamp (TB1-6 to TB1-5) will light when ac is present on TB1-1 and TB1-2.

2.3 Burn-in. Burn-in will be 72 hours minimum and will be conducted under the following conditions:

a. Connect the power supply to the test fixture as shown in figure 9.
b. Set VR1 for input voltage of 115 ±1 Vac at power supply input (TB1-1 to TB1-2).
c. Close S1, S2, S3, and S4 and open S5, S6, S7, and S8. Place the power supply switch in the ON position. The No. 1815 lamp shall light.
d. Verify output #1B is 27.5 ±1.0 Vdc. M2 shall indicate 0.250 ±0.035 A.
e. Verify output #2 is 20 ±1.0 Vdc. M3 shall indicate 0.600 ±0.35 A.
f. Verify output #3 is 5 ±0.35 Vdc. M4 shall indicate 50 ±7.0 mA.
g. Once every 24 hours, open S2 and close S5 to simulate a fast charge condition. M1 shall indicate 1.7 ±0.15 A. After 7 hours in this condition, repeat steps d., e., and f.; then open S5 and close S2. M2 shall indicate 0.250 ±0.035 A. Repeat this procedure 3 times during the 72-hour burn-in period.
h. Failure of any test shall constitute failure of the burn-in requirement and will require failure analysis, repair, and repeat of the entire 72-hour burn-in.
i. The burn-in is to be completed prior to the remaining test procedures. After successful completion of burn-in, repeat alignment procedure of 2.2 above.

2.4 Functional test.

2.4.1 Output voltage levels.

a. Connect the test apparatus as shown in figure 9. Open S1 through S8. Set the power supply assembly power switch in the OFF position and apply 115 Vac, 60 Hz line power to VR1.
b. Adjust the output of VR1 to 115 ±1 Vac.
c. Close S1.
d. Place the power supply assembly power switch in the ON position. The No. 1815 lamp shall light.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

e. Close S2, S3, and S4. Measure the voltage of output #1B. The voltage shall be 27.5 ±1.0 Vdc. If not, refer to alignment procedure (see 2.2).
f. Measure the voltage of output #2. The voltage shall be 20 ±1.0 Vdc. If not, refer to alignment Procedure (see 2.2).
g. Open S2, S3, and S4. Observe and record the output voltage levels for outputs #1B, 2, and 3 in column E of Appendix table I.
h. The output voltages must be within the levels stated in column D of Appendix table XI to be acceptable.

2.4.2 Load regulation.

a. Close S1, S3, S4, and S5 and open S2, S6, S7, and S8.
b. Maintain the output on VR1 at 115 ±1 Vac.
c. M1 shall indicate 1.7 ±0.15 A, M2 shall indicate 0.0 A, M3 shall indicate 0.6 ±0.1 A, and M4 shall indicate 50 ±6 mA.
d. Observe the voltages on outputs #1A, 2, 3, and 4, and record in column E of Appendix table XI.
e. Open S5 and close S2. M1 shall now indicate 0.0 A and M2 shall indicate 250 ±35 mA.
f. Record the voltage on output #1B in column F of Appendix table XI.
g. For acceptable load regulation, the output voltage measurements taken in column F shall not differ from those taken in column E by more than that stated in column G. The voltages taken in column F shall also meet the requirements given in column D.

2.4.3 Ripple and noise (periodic and random deviations).

a. Close S1, S3, S4, and S5 and open S2, S6, S7, and S8.
b. Maintain the output of VR1 at 115 ±1 Vac.
c. With an oscilloscope, measure the ac p-p ripple voltages on outputs #1A, 2, and 3. Record this data in column H of Appendix table XI.
d. Open S5 and close S2. Measure and record the ac p-p ripple voltage on output #1B in column H of Appendix table XI.
e. For acceptable ripple content, the ac p-p voltages shall be less than stated in column I of Appendix table XI.

2.4.4 Line regulation.

a. Close S1, S3, S4, and S5 and open S2, S6, S7, and S8.
b. Adjust the output of VR1 to 110 ±1 Vac.
c. Measure and record, in column J of Appendix table X1, the voltages on outputs #1A, 2, 3, and 4.
d. Open S5, close S2, and record the voltage on output #1B.

Source: https://assist.dla.mil -- Downloaded: 202640-26T04:10Z
Check the source to verify that this is the current version before use.

e. Open S2, close S5, and increase the output of VR1 to 125 ±1 Vac.
f. Measure and record, in column K of Appendix table XI, the voltages on outputs #1A, 2, 3, and 4.
g. Open S5, close S2, and record the voltage on output #1B.
h. For acceptable line regulation, the output voltage measurements recorded in columns J and K shall not differ from those recorded in column F by more than that stated in column L. The voltages taken in columns J and K shall also meet the requirements given in column D.

2.4.5 Current limit.

a. Close S1, S3, S4, and S5 and open S2, S6, S7, and S8.
b. Adjust the output of VR1 to 115 ±1 Vac.
c. Observe M1 indicating 1.7 ±0.15 A. Record this value in Appendix table XI.
d. Close S6. Record in table I the current indicated on M1.
e. The current indicated on M1 shall not exceed 2.4 A.
f. Open S6.
g. For acceptance, the current limit characteristics shall be within the above specified limit.

2.4.6 Standby power.

a. Close S1, S3, S4, and S7 and open S2, S5, S6, and S8.
b. Place the power supply switch in the ON position.
c. Open S1. The lamp across TB1-5 and TB1-6 shall extinguish. M3 shall continue to indicate 0.6 ±0.1 A and M4 shall continue to indicate 50 ±6 mA. M1 shall indicate current is being supplied from the power supply. M1 shall indicate no more than 50 ma higher than the sum of M3 and M4.
d. Close S1. The lamp across TB1-5 and TB1-6 shall illuminate. M3 shall continue to indicate 0.6 ±0.1 A and M4 shall continue to indicate 50 ±6 mA. M1 will indicate less than 10 ma.
e. For acceptance, the standby power characteristics shall be within the above specified limits.

2.4.7 Output #6.

a. Close S1, S2, S3, and S4 and open S5, S6, S7, and S8.
b. Place the power supply switch in the ON position and adjust the output of VR1 to 125 ±1 Vac.
c. The voltage across TB5-1 and TB5-2 shall be 125 ±1 Vac.

Source: https://assist.dla.mil -- Downloaded: 202640-26T04:10Z
Check the source to verify that this is the current version before use.

d. For acceptance, the output #6 characteristics shall be within the above specified limits.

2.4.8 Output #7, 5 Vdc.

a. Close S1, S2, S3, and S4 and open S5, S6, S7, and S8.
b. Place the power supply switch in the ON position and adjust the output of VR1 to 115 ±1 Vac.
c. The voltage across TB4-4 and TB4-2 shall be 5 ±0.35 Vdc.
d. For acceptance, the 5 Vdc output characteristics shall be within the above specified limits.

2.4.9 Output #8, ac presence.

a. Close S1, S3, S4, and S7 and open S2, S5, S6, and S8.
b. Place the power switch in the ON position and adjust the output of VR1 to 115 Vac.
c. The resistance across TB3-1 and TB3-2 shall be less than 10 ohms.
d. Open S1.
e. The resistance across TB3-1 and TB3-2 shall be 200K ±20K ohms.
f. For acceptance, the ac presence output characteristics shall be within the above specified limits.

2.4.10 Sonalert output.

a. Open S1, S2, S3, S4, S5, S6, and S7. Close S8.
b. Adjust power supply 1 for 20 ±1 Vdc.
c. The sonalert shall produce a minimum audible sound of 60 dB at a distance of 10 feet as measured with the sound level meter.
NOTE: During environmental tests, verification that the sonalert is producing an audible output is the only test requirement.
d. Open S8. The audible sound shall stop.
e. For acceptance, the sonalert input characteristics shall be within the above specified limits.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

APPENDIX

TEST METHOD 8

TAMPER/ALARM PWB ASSEMBLY

(13220E4213)

A1 THROUGH A6 CARDS

FUNCTIONAL TEST

1. TEST APPARATUS:

   a. Power supply, Hewlett-Packard 6202B or equivalent.
   b. DVM, Fairchild 7000A or equivalent.
   c. Test fixture (see figure 10).
   d. Test fixture schematic (see figure 11).
   e. A-1 - A-6 and A-7 card test set-up (see figure 12).

2. TEST PROCEDURE:

   a. Connect test apparatus as shown in figure 12.

   NOTE: Test fixture shall be kept at ambient room temperature, with no more than a $\pm 5^{\circ}$ F swing during tests, without recalibrating the fixture. When performing functional test as a part of the low or high temperature test, a connecting cable must be run from the test fixture (outside the temperature chamber) to the circuit card (inside the chamber). Cable length shall be less than two feet, if possible.

   b. Turn off power supply.
   c. Install card to be tested in test fixture and connect test point adapter.
   d. Turn on power supply, and adjust output to 19.9 $\pm$0.1 Vdc using the DVM.
   e. Place switch 1 in position 1 (intrusion).
   f. Momentarily activate switch 2 (65 ms timer) and observe lights.

      PASS - Amber and green lights appear simultaneously for approximately 2 seconds.

      FAIL - Amber and red lights appear simultaneously for approximately 2 seconds.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

g. Momentarily activate switch 3 (135 ms timer) and observe lights.

PASS - See step f.

FAIL - See step f.

NOTE: If a failure occurs during step g., repeat step g. two more times. Two failures out of three attemps constitutes a test failure and rejection of the card.

h. Place switch 1 in position 2 (tamper).
i. Repeat step f.
j. Repeat step g.
k. Turn off power supply.
l. Remove test point adapter from card, and remove card from test fixture.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

APPENDIX

TEST METHOD 9

VOLTAGE MONITOR PWB ASSEMBLY

(13220E4214)

A7 CARD

FUNCTIONAL TEST

1. TEST APPARATUS:

   a. Power supply, Hewlett-packard 6202B or equivalent.
   b. DVM, Fairchild 7000A or equivalent.
   c. Test fixture (see figure 10).
   d. Test fixture schemetic (see figure 11).
   e. A-1 - A-6 and A-7 card test set-up (see figure 12).

2. TEST PROCEDURE:

   a. Connect test apparatus as shown in figure 12.

      NOTE: Test fixture shall be kept at ambient room temperature, with no more than a $\pm 5^{o}$ F swing during tests, without recalibrating the fixture. When performing functional test as a part of the low or high temperature test, a connecting cable must be run from the test fixture (outside the temperature chamber) to the circuit card (inside the chamber). Cable length shall be less than two feet, if possible.

   b. Turn off power supply.
   c. Install A7 card to be tested in test fixture, and connect test point adapter.
   d. Turn on power supply, adjust voltage to 19.0 Vdc using the DVM, and observe test fixture lights.

      PASS - White light continuously ON.

      FAIL - White light intermittent or continuously OFF.

   e. Slowly decrease power supply voltage using the DVM and observe test fixture lights.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

PASS - White light goes continuously OFF at a voltage below 19.0 but not less than 18.6 Vdc.

FAIL - White light intermittent or continuously ON at 18.5 Vdc.

f. Adjust power supply voltage to 21.0 Vdc using the DVM, and observe test fixture lights.

PASS - White light continuously OFF.

FAIL - White light intermittent or continuously ON.

g. Slowly increase power supply to 21.4 Vdc using the DVM and observe test fixture lights.

PASS - White light goes continuously OFF at a voltage greater than 21.0 Vdc but not greater than 21.4 Vdc.

FAIL - White light intermittent or continuously ON at 20.5 Vdc.

h. Adjust power supply output to 19.9 $\pm$0.1 Vdc using the DVM.
i. Place switch 1 in position 1 (door tamper).
j. Momentarily activate switch 2 (65 ms timer) and observe lights.

PASS - Amber and green lights appear simultaneously for approximately 2 seconds.

FAIL - Amber and red lights appear simultaneously for approximately 2 seconds.

k. Momentarily activate switch 3 (135 ms timer) and observe lights.

PASS - See step j.

FAIL - See step j.

NOTE: If a failure occurs during step k., repeat step k. two more times. Two failures out of three attempts constitutes a test failure and rejection of the card.

l. Place switch 1 in position 2 (telephone dialer tamper).
m. Repeat step j.
n. Repeat step k.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

o. Place switch 4 in position 1 (alarm), momentarily activate S5, and observe test fixture lights.

PASS - White light will turn OFF, and green light will turn ON while S5 is activated. When S5 is released, white light will turn ON and green light will turn OFF.

FAIL - Any combination of white and green lights other than specified under the PASS condition or the activation of the red light.

p. Place switch 4 in position 2 (nonalarm), momentarily activate S6, and observe test fixture lights.

PASS - White light will be ON and green light will turn ON while S6 is activated. When S6 is released, white light will be ON, and green light will turn OFF.

FAIL - Any combination of white and green lights other than specified under PASS condition or the activation of the red light.

q. Turn off power supply.
r. Remove test point adapter from A7 card, and remove card from test fixture.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

APPENDIX

TEST METHOD 10

AUDIBLE ALARM PWB ASSEMBLY

(13220E4215)

A8 CARD

FUNCTIONAL TEST

1. TEST APPARATUS:

a. Power supply, Hewlett-Packard 6202B or equivalent (two required).
b. DVM, Fairchild 7000A or equivalent (two required).
c. Test fixture (see figure 13).
d. Test fixture schematic (see figure 14).
e. A8 card test set-up (see figure 15).

2. TEST PROCEDURE:

a. Connect test apparatus as shown in figure 15.

NOTE: Test fixture shall be kept at ambient room temperature, with no more than a $\pm 5^{\circ}$ F swing during tests, without recalibrating the fixture. When performing functional test as a part of the low or high temperature test, a connecting cable must be run from the test fixture (outside the temperature chamber) to the circuit card (inside the chamber). Cable length shall be less than two feet, if possible.

b. Turn off both power supplies.
c. Install A8 card in test set.
d. Turn on both the 20 Vdc and 5 Vdc power supplies, and adjust to 19.9 $\pm$0.1 Vdc and 4.9 $\pm$0.1 Vdc, respectively, using the DVMs.
e. Place S1, S4, S5, and S6 in position 1, and momentarily depress reset switch S3. Observe test set indicators.

PASS - All test set indicators are off.

FAIL - Any test set indicator turned ON.

NOTE: If the yellow test-in-progress indicator is ON, wait until it turns OFF before depressing S3.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

f. Wait to allow the A8 card circuitry to stabilize - approximately 30 seconds.
g. Verify that the yellow test-in-progress indicator is OFF.
h. Momentarily depress S2, and observe test set low and high limit indicators.

PASS - yellow test-in-progress indicator will light and before it extinguishes, both the low and high limit green indicators will light and will remain lit when the test-in-progress indicator turns off.

FAIL - Either or both low or high limit red indicators light.

i. Wait until the test-in-progress indicator goes OFF. Place S4 in position 2 and momentarily depress reset switch S3.
j. Repeat steps g. and h.
k. Place S1 and S5 in position 2, and momentarily depress reset switch S3.
l. Repeat steps g. and h.
m. Wait until the test-in-progress indicator goes OFF; then depress S7, and observe the AA LED.

PASS - The LED is OFF before depressing the switch. The LED is ON while the switch is depressed. The LED turns OFF when the switch is released.

FAIL - The LED is ON before depressing the switch. The LED remains OFF while the switch is depressed. The LED remains ON when the switch is released.

n. Place S6 in position 2. Depress S8, and observe the AA LED.

PASS - See step m.

FAIL - See step m.

o. Depress S9, and observe the ACC LED.

PASS - See step m.

FAIL - See step m.

Source: https://assist.dla.mil -- Downloaded: 202640-26T04:10Z
Check the source to verify that this is the current version before use.

p. Depress S10, and observe the SOD LED.

PASS - See step m.

FAIL - See step m.

q. Turn off both power supplies.

r. Remove the A8 card from the test set.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

APPENDIX

TEST METHOD 11

INSTANTANEOUS ALARM PWB ASSEMBLY

(13220E4216)

A9 CARD

FUNCTIONAL TEST

1. TEST APPARATUS:

a. Power supply, Hewlett-Packard 6202B or equivalent (two required).
b. DVM, Fairchild 7000A or equivalent (two required).
c. Test fixture (see figure 16).
d. Test fixture schematic A (see figure 17).
e. Test fixture schematic B (see figure 18).
f. A9 card test set-up (see figure 19).

2. TEST PROCEDURE:

a. Connect test apparatus as shown in figure 19.

NOTE: Test fixture shall be kept at ambient room temperature, with no more than a $\pm 5^{\circ}$ F swing during tests, without recalibrating the fixture. When performing functional test as a part of the low or high temperature test, a connecting cable must be run from the test fixture (outside the temperature chamber) to the circuit card (inside the chamber). Cable length should be less than two feet, if possible.

b. Turn off both power supplies.
c. Install A9 card in test set.
d. Turn on both the 20 Vdc and 5 Vdc power supplies, and adjust to 19.9 $\pm$0.1 Vdc and 4.9 $\pm$0.1 Vdc, respectively, using the DVMs.
e. Adjust the potentiometer on the A9 card to the minimum exit delay setting (full clockwise).
f. Place S1, S4, S5, and S6 in position 1, and momentarily depress reset switch S3.

PASS - All test indicators except the ACC LED are off, and the ACC LED is turned on.

FAIL - Any test set indicator except the ACC LED turned on or the ACC LED is turned off.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

NOTE: If the yellow test-in-progress indicator is on, wait until it turns off before depressing S3.

g. Wait to allow the A9 card circuitry to stabilize - approximately 30 seconds.
h. Verify that the yellow test-in-progress indicator is off.
i. Momentarily depress S2, and observe test set low and high limit indicators and NL LED.

PASS - Yellow test-in-progress indicator and the NL LED will light, and before the test-in-progress indicator extinguishes, both the low and high limit green indicators will light and will remain lit when the test-in-progress indicator turns off. The NL LED will extinguish when the high limit indicator lights.

FAIL - Either or both low or high limit red indicators light.

j. Wait until the test-in-progress indicator goes off; place S5 in position 2; and momentarily depress reset switch S3.
k. Repeat steps h. and i.
l. Wait until the test-in-progress indicator goes off; place S5 in position 3; and momentarily depress reset switch S3.
m. Repeat steps h. and i.
n. Wait until the test-in-progress indicator goes off; then depress S7, and observe the IA1 LED.

PASS - The LED is off before depressing S7; the LED turns on while S7 is depressed; and the LED turns off when S7 is released.

FAIL - The LED is on before depressing S7; the LED remains off while the switch is depressed; or the LED remains on when the switch is released.

o. Momentarily depress reset switch S3.
p. Verify that the yellow test-in-progress indicator is off; momentarily depress S2; then immediately hold S8 depressed and observe the test-in-progress, the green high limit, and NL LEDs.

PASS - The yellow test-in-progress indicator and the NL LED will illuminate. The IA2 LED will illuminate when S8 is depressed. The green low limit and high limit indicators will illuminate before the yellow test-in-progress indicator extinguishes. The NL and IA2 LEDs will both extinguish at the time the high limit indicator illuminates.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

FAIL - The IA2 or NL LED remains off before the green high limit indicator lights or the IA2 or NL LED remains on when the green high limit indicator lights.

q. Wait until the test-in-progress indicator goes off; depress S9, and observe the NL LED.

PASS - The LED is off before S9 is depressed; the LED is on when S9 is depressed; and the LED is off when S9 is released.

FAIL - The LED is on before S9 is depressed; the LED remains off when S9 is depressed; or the LED is on when S9 is released.

r. Place S4 in position 2 and momentarily depress reset switch S3.

PASS - See step f.

FAIL - See step f.

s. Place S6 in position 2, and observe the test-in-progress, low and high limit and SEC LEDs.

PASS - Both the yellow test-in-progress and green SEC LEDs will light when S6 is placed in position 2. Before the test-in-progress indicator goes off, both low and high limit green indicators will turn on.

FAIL - Either or both low or high limit red indicators turn on.

t. Wait until the test-in-progress indicator goes off; place S6 in position 1 and S1 in position 2.

u. Verify that the test-in-progress indicator is off, and adjust the potentiometer on the A9 card to the maximum exit delay setting (full counterclockwise).

v. Momentarily depress reset switch S3.

PASS - See step f.

FAIL - See step f.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

w. Repeat step s.

NOTE: This test step will take approximately 2-1/2 minutes. Wait until the yellow test-in-progress indicator goes off before proceeding to step x.

x. Depress S10 and observe the EI LED.

PASS - The LED is off before depressing S10; the LED is on when S10 is depressed; and the LED is off when S10 is released.

FAIL - The LED is on before S10 is depressed; the LED remains off when S10 is depressed; or the LED remains on when S10 is released.

y. Turn off both power supplies.

z. Remove the A9 card from the test set.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

APPENDIX

TEST METHOD 12

LATCHED ALARM PWB ASSEMBLY

(13220E4217)

A10 CARD

FUNCTIONAL TEST

1. TEST APPARATUS:

   a. Power supply, Hewlett-Packard 6202B or equivalent (two required).
   b. DVM, Fairchild 7000A or equivalent (two required).
   c. Test fixture (see figure 20).
   d. Test fixture schematic (see figure 21).
   e. Test fixture parts list (see figure 22).
   f. A10 card test set-up (see figure 23).

2. TEST PROCEDURE:

   a. Connect test apparatus as shown in figure 23.

   NOTE: Test fixture shall be kept at ambient room temperature, with no more than a +5° F swing during tests without recalibrating the fixture. When performing functional test as a part of the low or high temperature test, a connecting cable must be run from the test fixture (outside the temperature chamber) to the circuit card (inside the chamber). Cable length shall be less than two feet, if possible.

   b. Turn off both power supplies.
   c. Install A10 card in test set, and plug in test point adapter.
   d. Turn on both the 20 Vdc and 5 Vdc power supplies, and adjust to 19.9 ±0.1 Vdc and 4.9 ±0.1 Vdc, respectively, using the DVM's.
   e. Adjust the potentiometer on the A10 card to the minimum entrance delay setting (full clockwise).
   f. Place both S1 and S4 in position 1, and momentarily depress both reset switches S3 and S6.

      PASS - All test set indicators are off.

      FAIL - Any test set indicator turned on.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

NOTE: If the yellow test-in-progress indicator is on, wait until it turns off before depressing S3 and S6.

g. Wait to allow the A10 card circuitry to stabilize - approximately 30 seconds.
h. Verify that the yellow test-in-progress indicator is off.
i. Momentarily depress S2, and observe test set low and high limit indicators and AA and DIT LEDs .

PASS - Yellow test-in-progress indicator will light, and before it extinguishes both the low and high limit green indicators and the AA and DIT LEDs will light and will remain lit when the test-in-progress indicator turns off.

FAIL - Either or both low and high limit red indicators light or either AA or DIT LED fails to light and remain lit.

j. Wait until the test-in-progress indicator goes off, adjust the potentiometer on the A10 card to the maximum entrance delay setting (full counterclockwise).
k. Place S1 in position 2, and momentarily depress S3 and S6.

PASS - All low limit and high limit indicators and AA and DIT LEDs turn off.

FAIL - Any low limit or high limit indicator remains on.

NOTE: If the yellow test-in-progress indicator is on, wait until it extinguishes before depressing S3.

l. Verify that the yellow test-in-progress indicator is off.
m. Momentarily depress S2, and observe test set low and high limit indicators.

PASS - See step i.

FAIL - See step i.

NOTE: This test step will take approximately 2-1/2 minutes. Wait until the yellow test-in-progress indicator goes off before proceeding to step n.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

n. Momentarily depress S6.

PASS - Both the AA and DIT LEDs turn off.

FAIL - Either or both the AA and DIT LEDs remain on.

o. Momentarily depress S5.

PASS - Both the AA and DIT LEDs turn on and remain on when S5 is released.

FAIL - Either or both the AA and DIT LEDs fail to turn on and remain on.

p. Place S4 in position 2. AA LED will turn off.
q. Momentarily depress S6. DIT LED will turn off.
r. Momentarily depress S5.

PASS - Only the DIT LED turns on and remains on when S5 is released.

FAIL - The DIT LED remains off or the AA LED lights.

s. Momentarily depress S7 and observe MR1 LED.

PASS - The LED is off before depressing the switch; the LED turns on while the switch is depressed; and the LED turns off when the switch is released.

FAIL - The LED is on before depressing the switch; the LED remains off while the switch is depressed; or the LED remains on when the switch is released.

t. Momentarily depress S8 and observe the MR2 LED.

PASS - See step s.

FAIL - See step s.

u. Turn off both power supplies.
v. Remove the test point adapter, and remove the A10 card from the test set.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

APPENDIX

TEST METHOD 13

ALARM I.D. PWB ASSEMBLY

(13220E4218)

A11 CARD

AND

LED PWB ASSEMBLY

(13220E4219)

A12 CARD

FUNCTIONAL TEST

1. TEST APPARATUS:

a. Power supply, Hewlett-Packard 6202B or equivalent (two required).
b. DVM, Fairchild 7000A or equivalent (two required).
c. Test fixture (see figure 24).
d. Test fixture schematic (see figure 25).
e. A11/A12 card test set-up (see figure 26).

2. TEST PROCEDURE A12/A11 CARDS:

a. Connect test apparatus as shown in figure 26.

NOTE: Test fixture shall be kept at ambient room temperature, with no more than a $\pm 5^{\circ}$ F swing during tests, without recalibrating the fixture. When performing functional test as a part of the low or high temperature test, a connecting cable must be run from the test fixture (outside the temperature chamber) to the circuit card (inside the chamber). Cable length shall be less than two feet, if possible.

b. Turn off both power supplies.
c. Install A12 card to be tested in test fixture.
d. Turn on the 20 Vdc supply. Adjust voltage to 19.9 ± 0.1 Vdc using the DVM. Depress S5 and observe LEDs.

PASS - Visually apparent that all LEDs are lit with no angular misalinement.

FAIL - Any LED unlit or misalined.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

e. Turn off 20 Vdc power supply.
f. Remove A12 card from test fixture, and install A12 card onto the A11 card to be tested.
g. Install A11 card to be tested in test fixture.
h. Turn on both the 20 Vdc and 5 Vdc power supplies, and adjust to 19.9 ±0.1 Vdc and 4.9 ±0.1 Vdc, respectively, using the DVM's.
i. Place S1 in test 1 position.
j. Momentarily depress reset switch S3 and observe amber test fixture light and A12 card lights.

PASS - Amber test fixture light will turn on for approximately 5 seconds, and A12 LEDs will either turn off or remain off.

FAIL - A12 LEDs remain on or intermittent after the amber test fixture light turns off.

k. Momentarily depress S2, and observe A12 LEDs.

PASS - LEDs F, A, B, C, D, and E will light in sequence within 1 second and will remain lit until reset.

FAIL - Any LED lighting intermittently, or which remains unlit after a period of 1 second.

l. Place S1 in test 2 position and S4 in F position.
m. Momentarily depress reset switch S3 and observe amber test fixture light and A12 card LEDs.

PASS - See step j.

FAIL - See step j.

n. Momentarily depress S2 and observe green test fixture light and A12 card LEDs.

PASS - Only the F LED will light and remain lit. The green test fixture light will be on at the end of the test.

FAIL - Momentary blinking or activation of other LEDs or failure of the F LED to light.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

o. Successively place S4 in positions A, B, C, D, and E. Repeat steps m. and n. Only the single LED indicated by the setting of S4 should light. Activation or momentary blinking of other LEDs shall be cause for rejection.
p. Turn off both power supplies.
q. Remove the A11 card from the test fixture.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

APPENDIX

TEST METHOD 14

STATUS PROCESSOR INTERCONNECTING WIRING SUBASSEMBLY

(13220E4225)

FUNCTIONAL TEST


1. TEST APPARATUS:

   a. Ohmeter, Triplett 630-NS or equivalent.

2. TEST PROCEDURE:

   a. Place switch S5 in LATCH position. Using ohmeter, verify a resistance greater than 100K exists from J9-D to J12-2 and from J8-5 to J10-18. Verify a resistance less than 1 ohm exists from J10-L to S5-6.
   b. Place switch S5 in NONLATCH position. Verify a resistance greater than 100K from J10-L to S5-6 and less than 1 ohm from J9-D to J12-2 and from J8-5 to J10-18.
   c. Verify a resistance greater than 100K exists from J12-23 to J12-34. Depress switch S2 and verify the resistance from J12-23 to J12-34 becomes less than 1 ohm.
   d. Verify proper operation of diodes CR1 and CR2 by measuring forward and reverse resistances across each diode. Forward resistance is that measured with negative ohmeter probe on S5-6 and positive probe on J12-25 and J12-16 for CR1 and CR2, respectively. Reverse resistance is measured by reversing the meter probes. Reverse resistance shall be at least 10 times the forward resistance.
   e. Remaining wiring shall be checked by inspection or continuity checks.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.




NOTE:
SEE FIGURE 2 FOR TEST FIXTURE SCHEMATIC DIAGRAM.

FIGURE 1. Control unit test fixture.

X-2978C

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.



X-2979D

FIGURE 2. Control unit test fixture schematic.

Source: https://assist.dla.mil - Downloaded: 2026-10-26T02:10Z
Check the source to verify that this is the current version before use.

QTY	ITEM	DESCRIPTION	REF SYMBOLS
2	Capacitor	0.001 uF 50V	C10, 12
11	Capacitor	0.01 uF 50V	C1-9, 11, 13
3	Diode	IN4148 or equiv	CR2, 3, 4
1	Diode, Zener (10.0V)	LVA100	CR1
6	Diode, Light Emitting	Monsanto MV5053 or equiv	L1-L6
5	Integrated Circuit	CD4001 / MC14001 or equiv	U1-5
1	Resistor	2,000 ohms 5% 1/4W	R40
5	Resistor	2,200 ohms 5% 1/4W	R7-11, 28
13	Resistor	20,000 ohms 5% 1/4W	R12-23, 38
1	Resistor	22,000 ohms 5% 1/4W	R39
6	Resistor	33,000 ohms 5% 1/4W	R1-6
6	Resistor	47,000 ohms 5% 1/4W	R24-27, 29
1	Resistor	100,000 ohms 5% 1/4W	R41
1	Resistor	120,000 ohms 5% 1/4W	R42
8	Resistor	1 Meg 5% 1/4W	R31-37
1	Resistor, Variable	100,000 ohms	R30
1	Resistor	100 ohms 2% 1/2W	R43
1	Resistor, Variable	50 ohms 25W	R44
1	Resistor, Variable	150 ohms 12W	R45
1	Resistor	5 ohms 5% 100W	R46
1	Resistor, Variable	15 ohms 100W	R47
2	Switch, DP6T Rotary	CTS T206 or equiv	S1, 3
2	Switch, DPDT Toggle	Alco MTA206N or equiv	S4, 5
1	Switch, SP6T Rotary	CTS T205 or equiv	S2
16	Switch, SPST Toggle	Alco MTA106D or equiv	S6-21, 27
1	Switch, SPDT Toggle	Alco MTA106D or equiv	S17
6	Transistor	2N2484A or equiv	Q1-6

NOTES: Calibrate resistors R44, R45, and R47 as follows (switches S22-S27 open unless otherwise specified):

a. With ammeter plugged into J8, close S25 and apply 27.5 Vdc at J7-1 (reference J7-4). Adjust R47 for reading of 1.70 ±.02 ma.

b. Open S25, close S24 and apply 27.5 Vdc at J7-2. Adjust R45 for reading of 250 ±5 ma.

c. Open S24, close S23 and apply 20.0 Vdc at J7-3. Adjust R44 for reading of 600 ±10 ma.

FIGURE 3. Control unit test fixture parts list.

X-4288

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.





FIGURE 4. Control unit test setup.

X-2980A

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.



PARTS:
R1, R3, R5, R7 ARE 10K ±5% OHMS, 1/4 WATT
R2, R4, R6, R8 ARE 470 ±5% OHMS, 1/4 WATT
R9 IS 200 ±5% OHMS, 2 WATT
S1, S2 ARE SPST NORMALLY CLOSED SWITCHES

FIGURE 5. Control unit EMI test fixture.

X-4286

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.





FIGURE 6. Control unit EMI test setup.

X-4287

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.



PARTS:
R1, R3, R5, R7 - 10K ±5% OHMS, 1/4 WATT
R2, R4, R6, R8 - 470 ±5% OHMS, 1/4 WATT
R9 - R21 - 20K ±5% OHMS, 1/4 WATT
R22 - 20 OHMS, 50 WATTS
R23 - 50 OHMS, 10 WATTS
CR1 - IN4004 OR EQUIV.
S1 - S14, S16 SPST SWITCH
S15 - DPDT SWITCH

FIGURE 7. Control unit reliability test fixture.

X-4285

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.




FIGURE 8. Control unit reliability test setup.

Source: https://assist.dla.mil -- Downloaded: 202640-26T04:10Z
Check the source to verify that this is the current version before use.




FIGURE 9. Power supply assembly test fixture.

CALIBRATION PROCEDURE

Using regulated power supply in place of 13226E1152 power supply, adjust variable resistors successively to obtain the following (all switches open unless specified)

1. With 27.5 Vdc applied at TB2-1 and S5 closed, adjust R1 for reading on M1 of 1.70±.02 A.
2. With 27.5 Vdc applied at TB2-2 and S2 closed adjust R3 for reading on M2 of 250 ±5 ma.
3. With 20.0 Vdc applied at TB3-1 close S3 and adjust R4 for reading on M3 of 600 ±10 ma.
4. With 5.0 Vdc applied at TB2-5, close S4 and verify reading on M4 is 50 ±2 ma. If not re-select R5.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.





FIGURE 10. A1-A6 and A7 cards test fixture.

X-3911A

Source: https://assist.dla.mil -- Downloaded: 202640-26T04:10Z
Check the source to verify that this is the current version before use.



U#	TYPE
1,3,4,5,7	#4001 QUAD 2 INPUT NOR GATE
2	#4013 DUAL "D" FLIP-FLOP W/SET/RESET
6	#4011 QUAD 2 INPUT NAND GATE

ALL CAPACITORS LOW LEAKAGE MYLAR, POLYCARBONATE, OR TANTALUM (±10% TOL.)

C#	VALUE	VOLTAGE
1,2	2 uF	12V
3,4,7,8	.01 uF	12V
5,9	43 uF	12V
6,10	2.2 uF	12V
11	.001 uF	25V

S#	TYPE
1,7	4PDT TOGGLE, CUTLER-HAMMER #SF4SCY191 OR EQ.
2,3	MOM. SPDT (BBM), GRAYHILL #46-101 OR EQ.
4	SPDT TOGGLE, CUTLER-HAMMER #8282K14 OR EQ.
5,6	MOM. SPST-N.O., GRAYHILL #39-1 OR EQ.

CR#	TYPE
1,2,3,4,5	IN456 OR EQ.
6	IN753 - 6.2V ZENER
7	IN751 - 5.1V ZENER

ALL RESISTORS 1/4W, ±10% TOL. (UNLESS NOTED).

R#	VALUE
1,5,10,30	15K
2,6,9	4.7K
3	NOTE 1
4,8,11,15,16,17,24,25, 31,32,35	10K
7	NOTE 2
12,13,19,21,22,27,34	47K
14,23	NOTE 3
18,26	20K
20	NOTE 4
28	NOTE 5
29	1K (1/2 WATT)
33	680Ω

J1 - CARD CONNECTOR, 18 PIN, ELCO 6007 OR EQ.

Q1 THRU Q11 - 2N2222A OR EQ.


L1 THRU L4 - #327, SYLV. #33309-0 OR EQ.

TPA 1, 2 - TIP PLUG, SMITH #492 OR EQ.

NOTE 1: R3 ≅ 13K, TBD SUCH THAT A 10.00 ± 0.05 MS AND GREATER OUTPUT AT U1A CAUSES U2A Q = 0 VDC AND U2A $\overline{Q}$ = +5VDC, WHEN U2A-C IS STROBED AT 100 KHz OR GREATER.
NOTE 2: R7 ≅ 21.5K, TBD SUCH THAT A 20.00 ± 0.10 MS AND GREATER OUTPUT AT U1B CAUSES U2B Q = +5VDC AND U2B $\overline{Q}$ = 0 VDC, WHEN U2B-C IS STROBED AT 100 KHz OR GREATER.
NOTE 3: R14, R23 ≅ 100K, SELECT FOR TIMER OUTPUT ≅ 2 SECONDS.
NOTE 4: R20 ≅ 70K, SELECT FOR 65±2 MS PULSE DURATION AT U4D OUTPUT.
NOTE 5: R28 ≅ 94K, SELECT FOR 135±4 MS PULSE DURATION AT U5D OUTPUT.
NOTE 6: CIRCUIT TRACE LENGTH SHOULD BE MINIMUM PRACTICABLE TO AVOID CIRCUIT OSCILLATION.

FIGURE 11. A1-A6 and A7 cards-test fixture schematic. X-3912A

Source: https://assist.dla.mil -- Downloaded: 202640-26T04:10Z
Check the source to verify that this is the current version before use.



NOTE: SWITCH S7 ON TEST SET MUST BE IN THE A1-A6 POSITION FOR TEST OF A1-A6 CARDS, AND IN THE A7 POSITION FOR A7 CARD TEST.

FIGURE 12. A1-A6 and A7 card test set-up.

X-3913A

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.





FIGURE 13. A8 card test fixture.

Source: https://assist.dla.mil -- Downloaded: 202640-26T04:10Z
Check the source to verify that this is the current version before use.



R#	VALUE
1,12,20,22,25,26,28	470Ω
3,4,5,30	1K
6,7,11,14,21,23,27,29,35	10K
8,10,13,15,24,31,32,33,34	47K
9	NOTE 1
16,17	NOTE 2
18,19	NOTE 3

ALL RESISTORS 1/4W, ±10% TOLERANCE UNLESS NOTED.

S#	TYPE
1	DPST TOGGLE, ALCO SWITCH #MCT-210N OR EQ.
2	SPDT MOM. GRAYHILL #46-101 OR EQ.
4	SPDT TOGGLE
3, 8, 9, 10	SPST MOM. N.O., GRAYHILL #39-1 OR EQ.
5,6	DPDT TOGGLE, CUTLER-HAMMER #SF2SCY191 OR EQ.
7	SPST MOM. N.C., GRAYHILL #39-2 OR EQ.

CR#	TYPE
1	IN751 ZENER OR EQ.
2-8	IN456 OR EQ.

Q#	TYPE
1	2N2907A OR EQ.
2-8	2N2222A OR EQ.

U#	TYPE
1,2,3	#4001 QUAD 2-INPUT NOR GATE
4,5	#4013 DUAL "D" FLIP-FLOP W/SET/RESET
6	#4011 QUAD 2-INPUT NAND GATE
7,8	#555 TIMER

NOTE: TIE ALL UNUSED GATE INPUTS TO +5 VOLTS.

C#	VALUE
1	2.2μF
2	0.1μF
3,4,6	0.01μF
5,7	45μF

ALL CAPACITORS ARE 12 WVDC LOW LEAKAGE MYLOR, POLYCARBONATE OR TANTALUM (±10% TOLERANCE).

L#	TYPE
1,3,5,6,7	MV5253 (GREEN) OR EQ.
2,4	MV5053 (RED) OR EQ.
8	MV5353 (YELLOW) OR EQ.

J1- CARD CONNECTOR, 18 PIN, ELCO #6007 OR EQ.


NOTES:
1. R9 ≅ 390K, SELECTED FOR U1B OUTPUT OF 20.0 ± 1.0 MS.
2. R16 ≅ 75K, SELECTED FOR U7 OUTPUT OF 8.0 ± 0.1 SECONDS, R17 ≅ 20K, SELECTED FOR U7 OUTPUT OF 4.0 + 0.1, -0.0 SECONDS.
3. R18 ≅ 100K SELECTED FOR U8 OUTPUT OF 12.0 ± 0.1 SECONDS; R19 ≅ 125K, SELECTED FOR U8 OUTPUT OF 7.0 + 0.1, -0.0 SECONDS.
4. CIRCUIT TRACE LENGTH SHOULD BE THE MINIMUM PRACTICABLE TO AVOID CIRCUIT OSCILLATION.

FIGURE 14. A8 card-test fixture schematic.

X-3915A

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

APPENDIX



X-3916 A

FIGURE 15. A8 card test set-up.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.





FIGURE 16. A9 card test fixture. X-3917A

Source: https://assist.dla.mil Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

APPENDIX



U#	TYPE
1,2,3,9	#4001 QUAD 2-INPUT NOR GATE
4, 5	#4013 DUAL "D" FLIP-FLOP W/SET/RESET
6	#4011 QUAD 2-INPUT NAND GATE
7, 8	#555 TIMER

NOTE: TIE ALL UNUSED GATE INPUTS TO +5 VOLTS. TIE PIN 7 OF EACH CMOS IC TO CIRCUIT GROUND. TIE PIN 14 OF EACH CMOS IC TO +5 VOLTS.

L#	TYPE
1, 3, 6	MV5253 (GREEN) OR EQ.
2, 4, 7, 8, 9, 10	MV5053 (RED) OR EQ.
5, 11	MV353 (YELLOW) OR EQ.

S#	TYPE
1	DPST TOGGLE, ALCOSWITCH #MCT-21ON OR EQ.
2, 4	SPDT MOM. GRAYHILL #46-101 OR EQ.
3, 7, 8, 9, 10	SPST MOM. N.O., GRAYHILL #39-1 OR EQ.
5	3 POSITION ROTARY, GRAYHILL SERIES 50 OR EQ.
6	DPDT TOGGLE, CUTLER-HAMMER #SF2SCY191 OR EQ.

Q#	TYPE
1	2N2907 OR EQ.
2 THRU 13	2N2222A OR EQ.

CR#	TYPE
1 THRU 7	IN456 OR EQ.
10	1N751 ZENER OR EQ.

R#	VALUE
2, 4, 8, 20, 22, 24, 26, 32, 33, 37, 39	10K
3, 9, 17, 41	1K
5, 7, 10, 16, 18, 27, 28, 29, 30, 31, 35, 36, 44	47K
6	NOTE 1
11, 12	NOTE 2
13, 14	NOTE 3
15	4.7K
19, 21, 23, 25, 34, 38, 40, 42	470Ω
43	20K
45	170

ALL RESISTORS 1/4W, ± 10% TOLERANCE UNLESS NOTED.

C#	VALUE
1	2.2μF
2	0.1μF
3, 4, 6	0.01μF
5, 7	45μF
8, 9	1000pF

ALL CAPACITORS ARE 12 WVDC LOW LEAKAGE MYLOR, POLY-CARBONATE OR TANTALUM (±10% TOLERANCE)


J1 CARD CONNECTOR, 36 PIN, AMPHENOL #225-27821-101 OR EQ.

NOTE:
1. R6 ≅ 1.5M, SELECTED FOR U1B OUTPUT OF 75.0 +1.0 MS.
2. R11 ≅ 1.4M, SELECTED FOR U7 OUTPUT OF 80±2 SECONDS. R12 ≅ 143K, SELECTED FOR U7 OUTPUT 8+0.0, -0.2 SECONDS.
3. R13 ≅ 2.55M, SELECTED FOR U8 OUTPUT OF 153±3 SECONDS. R14 ≅ 230K SELECTED FOR U8 OUTPUT 12.0 +0.2, -0.0 SECONDS.
4. CIRCUIT TRACE LENGTH SHOULD BE THE MINIMUM PRACTICABLE TO AVOID CIRCUIT OSCILLATION.

FIGURE 17. A9 card test fixture schematic A.

X-3918 A

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.




NOTE: SEE FIGURE 21 LEGEND FOR COMPONENT INFORMATION

J-SIIDS A-9 CARD TEST FIXTURE
SCHEMATIC B – NON-TIMER FUNCTIONS

FIGURE 18. A9 card test fixture schematic B. X-3919A


Source: https://assist.dla.mil -- Downloaded: 202640-26T04:10Z
Check the source to verify that this is the current version before use.



X-3920A

FIGURE 19. A9 card test set-up.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.



X-3921A

FIGURE 20. AIO card test fixture.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

APPENDIX




FIGURE 21. A10 card test fixture schematic.

X-3922 B

Source: https://assist.dla.mil - Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.

U#	TYPE
1, 2, 3, 10	#4001 QUAD 2-INPUT NOR GATE
4, 5	#4013 DUAL "D" FLIP-FLOP W/SET/RESET
6, 9	#4011 QUAD 2-INPUT NAND GATE
7, 8	#555 TIMER

C#	VALUE	
1, 3, 5	.01 µF	ALL CAPACITORS LOW LEAKAGE MYLAR, POLYCARBONATE OR TANTALUM, ±10% TOLERANCE, 12 WVDC MINIMUM
2, 7,	.1 µF	
4, 6	45 µF	TANTALUM, ±10% TOLERANCE, 12 WVDC MINIMUM

S#	TYPE
1	TOG. DPST, ALCO SWITCH #MCT-210N
2	MOM. SPDT, GRAYHILL #46-101 OR EQ
3, 5, 7	MOM. SPDT, GRAYHILL #39-1 OR EQ
4	TOG. DPDT, CUTLER-HAMMER #SF2SCY191 OR EQ
6	MOM. SPST, N.C., GRAYHILL #39-2 OR EQ
8	MOM. DPDT, ALCO SWITCH MTA-206R OR EQ

CR#	TYPE
2-7	IN456 OR EQ

L#	TYPE
1, 3	MONSANTO MV5253 OR EQ
2, 4, 6, 7, 8, 9	MONSANTO MV5053 OR EQ
5	MONSANTO MV5353 OR EQ

Q#	TYPE
1-12	2N2222A or EQ

R#	VALUE
1, 2, 4, 11, 17, 23, 24, 25	47K
3	TBD NOTE 1
5, 10, 14, 16, 20, 22, 26, 27,	10K
6	TBD NOTE 2
7	TBD NOTE 2
8	TBD NOTE 3
9	TBD NOTE 3
12, 48, 50,	4.7K
13, 15, 18, 19, 21	330Ω
49	TBD NOTE 4

ALL RESISTORS 1/4 WATT, ±10% EXCEPT WHERE NOTED

J1 CARD CONNECTOR, AMPHENOL #225-27821-101 OR EQ
TP1 TEST PLUG ADAPTER, TIP PLUG, SMITH #492 OR EQ

NOTE 1: R3 ≅ 390K. SELECTED FOR U1B OUTPUT AT 20.0±0.5 MS.
NOTE 2: R6 ≅ 1.4M. SELECTED FOR U7 OUTPUT AT 80±2 SECONDS. R7 ≅ 163K, SELECTED FOR U7 OUTPUT AT 8.0+0.0, -0.2 SECONDS.
NOTE 3: R8 ≅ 2.55 M, SELECTED FOR U8 OUTPUT AT 153±3 SECONDS. R9 ≅ 230K, SELECTED FOR U8 OUTPUT AT 12.0 +0.2, -0.0 SECONDS.
NOTE 4: R49 ≅ 374K, SELECTED FOR UIC OUTPUT AT 24±1MS.
NOTE 5: CIRCUIT TRACE LENGTH SHOULD BE THE MINIMUM PRACTICABLE TO AVOID CIRCUIT OSCILLATION.
NOTE 6: CR1 NOT USED.
NOTE 7: PIN 14 OF EACH CMOS IC CONNECTED TO +5 V DC. PIN 7 OF EACH CMOS IC CONNECTED TO GROUND.

FIGURE 22. AIO card test fixture parts list.

X-4289

Source: https://assist.dla.mil -- Downloaded: 2026-02-26T04:10Z
Check the source to verify that this is the current version before use.





FIGURE 23. A10 card test set-up.

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.




X-3908 A

FIGURE 24. A11/A12 cards test fixture.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T04:10Z
Check the source to verify that this is the current version before use.

APPENDIX



U#	TYPE
1,2	#4001 QUAD 2 - INPUT NOR GATE
3,4	#4013 DUAL "D" FLIP-FLOP W/SET/RESET
5	#4015 STATIC SHIFT REGISTER

ALL CAPACITORS ARE LOW LEAKAGE MYLAR, POLYCARBONATE OR TANTALUM (±10% TOL.)

C#	VALUE	VOLTAGE
1	.1μF	12V
2,5	.01μF	12V
3	2μF	12V
4	10μF	12V

S#	TYPE
1	SPDT TOGGLE CUTLER-HAMMER #8282K14 OR EQ.
2	SPDT MOM. GRAYHILL #46-101 OR EQ.
3	MOM, SPDT GRAYHILL #46-101 OR EQ.
4	6 POSITION ROTARY, GRAYHILL SERIES 50 OR EQ.
5	N.O. SPST MOM. GRAYHILL #39-1 OR EQ.

ALL RESISTORS 1/4W, ±10% (UNLESS NOTED)

R#	VALUE
1,8,9,13,18,21,22,23,24	47K
2	NOTE 1
3	NOTE 2
4, 6, 11, 15, 19, 25	39K
5, 7, 10, 12, 16, 20, 26, 27	10K
14	NOTE 3
17	NOTE 4
28, 29, 30, 31, 32, 33	2.2K

J1 - CARD CONNECTOR, 18 PIN, ELCO 6007 OR EQ

Q1 THRU Q10, 2N2222A OR EQ.

L1, L2, - #327SYLV, #33309-0 OR EQ.
CR1 THRU CR4 - IN456 OR EQ.

NOTE 1. APPROX. 4 TIMES R3
NOTE 2. TBD, APPROX. 560K, FOR U2C OUTPUT OF 6.25 Hz ±.2Hz.
NOTE 3. TBD, APPROX. 1M, FOR 1.5 SEC ±.1 SEC OUTPUT AT U3B-Q.
NOTE 4. TBD, APPROX. 820 K, FOR 5.0 SEC ± .5 SEC OUTPUT AT U4B-Q.
NOTE 5. ALL CIRCUIT TRACES SHOULD BE THE MINIMUM PRACTICAL TO AVOID CIRCUIT OSCILLATIONS

FIGURE 25. A11/A12 cards test fixture schematic. X-3909A

Source: https://assist.dla.mil -- Downloaded: 202640-26T04:10Z
Check the source to verify that this is the current version before use.

X-3910A




FIGURE 26. A11/A12 cards test set-up.

Source: https://assist.dla.mil -- Downloaded: 202640-26T04:10Z
Check the source to verify that this is the current version before use.

STANDARDIZATION DOCUMENT IMPROVEMENT PROPOSAL

(See Instructions – Reverse Side)

1. DOCUMENT NUMBER	2. DOCUMENT TITLE
MIL-C-0052853C(ME)	Control Unit, Alarm Set: C-9412/FSS-9(V)

3a. NAME OF SUBMITTING ORGANIZATION	4. TYPE OF ORGANIZATION *(Mark one)*
b. ADDRESS *(Street, City, State, ZIP Code)*	☐ VENDOR ☐ USER ☐ MANUFACTURER ☐ OTHER *(Specify)*: _____

5. PROBLEM AREAS

a. Paragraph Number and Wording:

b. Recommended Wording:

c. Reason/Rationale for Recommendation:

6. REMARKS

7a. NAME OF SUBMITTER *(Last, First, MI)* – Optional	b. WORK TELEPHONE NUMBER *(Include Area Code)* – Optional
c. MAILING ADDRESS *(Street, City, State, ZIP Code)* – Optional	8. DATE OF SUBMISSION *(YYMMDD)*

DD FORM 92 MAR 1426 PREVIOUS EDITION IS OBSOLETE.

(TO DETACH THIS FORM, CUT ALONG THIS LINE.)

Source: https://assist.dla.mil -- Downloaded: 202610-26T04:10Z
Check the source to verify that this is the current version before use.