INCH-POUND

MIL-M-38510/78A
AMENDMENT 4
23 November 1992
SUPERSEDING
AMENDMENT 3
10 November 1987

MILITARY SPECIFICATION

MICROCIRCUITS, DIGITAL, BIPOLAR, SCHOTTKY TTL,
ARITHMETIC LOGIC UNIT/FUNCTION GENERATORS,
MONOLITHIC SILICON

This amendment forms a part of MIL-M-38510/78A, dated 6 June 1984, and is approved for use by all Departments and Agencies of the Department of Defense.

PAGE 1

Title: Delete and substitute as printed above.

1.2.3, add the following case outlines:

"X	C-4A (28-terminal, .450" x .450"), square chip carrier package
3	C-4 (28-terminal, .450" x .450"), square chip carrier package"

1.3, thermal resistance, delete and substitute:

"Thermal resistance, junction to case (Θ_{JC}):
Cases E, F, J, K, X, Z, and 3 - - - - - - - - - - - - (See MIL-M-38510, appendix C)"

PAGE 2

3.2.4, delete and substitute:

"3.2.4 Schematic circuits. Schematic circuits shall be submitted to the preparing activity prior to inclusion of a manufacturer's device in the specification and shall be submitted to the qualifying activity and agent activity (DESC-ECS) as a prerequisite for qualification. All qualified manufacturers schematics shall be maintained by the agent activity and will be available upon request."

The attached insertable replacement pages listed below are replacements for stipulated pages. When the new pages have been entered in the document, insert the amendment as the cover sheet to the specification.

Replacement page	Page replaced
11	11
11A	
11B	
12	12
12A	
19	19
19A	
20	20
20A	

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

Source: https://assist.dla.mil -- Downloaded: 2026-10-21T13:13Z
Check the source to verify that this is the current version before use.

PAGE 10

TABLE II, MIL-STD-883 test requirements, interim electrical parameters: Delete "(pre burn-in)".

TABLE II, group A test requirements, class B devices: Add "8".

TABLE II, additional electrical subgroups for group C periodic inspections: Delete in its entirety.

* 4.3.a(1), delete and substitute as follows: (alter change made by previous amendment)

"(1) Test condition D or E, using the circuit shown on figure 4, or equivalent. Test condition A and the applicable test circuit shall be allowed with the approval of the qualifying activity."

PAGE 24

TABLE III, device type 01, test numbers 17 through 22, pin 8: Delete "0.5 V" and substitute "5.5 V".

TABLE III, device type 01, terminal designations, delete and substitute the following:

"

Cases																								
X,3 5/	2	3	4	5	6	7	8	9	11	12	13	14	16	17	18	19	20	22	23	24	25	26	27	28
J,K,Z	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
	$\overline{B}_0$	$\overline{A}_0$	S_3	S_2	S_1	S_0	C_n	M	$\overline{F}_0$	$\overline{F}_1$	$\overline{F}_2$	GND	$\overline{F}_3$	A=B	$\overline{P}$	C_{n+4}	$\overline{G}$	$\overline{B}_3$	$\overline{A}_3$	$\overline{B}_2$	$\overline{A}_2$	$\overline{B}_1$	$\overline{A}_1$	V_{CC}

"

Make these same changes on pages 25 through 33.

PAGE 25

TABLE III, test number 65, pin $\overline{A}_0$: Delete "„" and substitute "4.5 V".

PAGE 30

TABLE III, test number 289, pin $\overline{A}_3$: Delete "„" and substitute "2.7 V".

PAGE 33

Footnote 2/: Delete in its entirety and substitute the following:

"2/ Inputs: A = 2.4 V, B = 0.4 V."

Footnote 3/: Delete in its entirety and substitute the following:

"3/ Outputs: H ≥ 1.5 V, L ≤ 1.5 V."

Following footnote 4/, add footnote 5/:

"5/ Cases 3 and X pins not designated are NC."

PAGE 42

Footnote 2/: Delete in its entirety and substitute the following:

"2/ Inputs: A = 2.4 V, B = 0.4 V."

Footnote 3/, delete in its entirety and substitute the following:

"3/ Outputs: H ≥ 1.5 V, L ≤ 1.5 V."

Source: https://assist.dla.mil -- Downloaded: 2026-10-21T13:13Z
Check the source to verify that this is the current version before use.

4.4.2, following first sentence: Add "Electrical parameters shall be as specified in table II herein."

* 4.4.3.b(1), delete and substitute as follows: (alter change made by previous amendment)

"(1) Test condition D or E, using the circuit shown on figure 4, or equivalent. Test condition A and the applicable test circuit shall be allowed with the approval of the qualifying activity."

4.4.3.b(3): Delete "Appendix B of MIL-M-38510 and".

NOTE: The margins of this amendment are marked with asterisks to indicate where changes from the previous amendment were made. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous amendment.

CONCLUDING MATERIAL

Custodians:
Army - ER
Navy - EC
Air Force - 17

Review activities:
Army - AR, MI
Navy - OS, SH, TD
Air Force - 19, 85, 99
DLA - ES

User activities:
Army - SM
Navy - AS, CG, MC

Preparing activity:
Air Force - 17

Agent:
DLA - ES

(Project 5962-1316)

Source: https://assist.dla.mil -- Downloaded: 2026-10-21T13:13Z
Check the source to verify that this is the current version before use.




FIGURE 1. Terminal connections and pin designations.

Source: https://assist.dla.mil -- Downloaded: 2026-10-21T13:13Z
Check the source to verify that this is the current version before use.

Device type 01.

Pin designations


Designation	Pin numbers	Function
$\overline{A}3$, $\overline{A}2$, $\overline{A}1$, $\overline{A}0$	19, 21, 23, 2	Word A inputs
$\overline{B}3$, $\overline{B}2$, $\overline{B}1$, $\overline{B}0$	18, 20, 22, 1	Word B inputs
S3, S2, S1, S0	3, 4, 5, 6	Function-select inputs
C_n	7	Inv. carry output
M	8	Mode control input
$\overline{F}3$, $\overline{F}2$, $\overline{F}1$, $\overline{F}0$	13, 11, 10, 9	Function outputs
A = B	14	Comparator output
$\overline{P}$	15	Carry propagate output
C_{n+4}	16	Inv. carry output
$\overline{G}$	17	Carry generate output
V_{CC}	24	Supply voltage
GND	12	Ground

FIGURE 1. Terminal connections and pin designations - Continued.

Source: https://assist.dla.mil -- Downloaded: 2026-10-21T13:13Z
Check the source to verify that this is the current version before use.

Device type 02

Cases E AND F




Pin designations

Designation	Pin numbers	Function
C_n	13	Carry input
$\overline{G}0$, $\overline{G}1$, $\overline{G}2$, $\overline{G}3$	3, 1, 14, 5	Carry generate inputs
$\overline{P}0$, $\overline{P}1$, $\overline{P}2$, $\overline{P}3$	4, 2, 15, 6	Carry propagate inputs
C_{n+x}, C_{n+y}, C_{n+z}	12, 11, 9	Carry outputs
$\overline{G}$	10	Carry generate output
$\overline{P}$	7	Carry propagate output

FIGURE 1. Terminal connections and pin designations - Continued.

Source: https://assist.dla.mil -- Downloaded: 2026-10-21T13:13Z
Check the source to verify that this is the current version before use.



	Selection S_3 S_2 S_1 S_0	Active high data 3/		
		M = H logic functions	M = L; arithmetic operations	
			$\overline{C}_n$ = 0 C_n = 1 = H	$\overline{C}_n$ = 1 C_n = 0 = L
0	L L L L	F = $\overline{A}$	F = A	F = A plus 1
1	L L L H	F = $\overline{A + B}$	F = A + B	F = (A + B) plus 1
2	L L H L	F = $\overline{A}B$	F = A + $\overline{B}$	F = (A + $\overline{B}$) plus 1
3	L L H H	F = 0	F = minus 1 (2's compl)	F = zero
4	L H L L	F = $\overline{AB}$	F = A plus A$\overline{B}$	F = A plus A$\overline{B}$ plus 1
5	L H L H	F = $\overline{B}$	F = (A + B) plus A$\overline{B}$	F = (A + B) plus A$\overline{B}$ plus 1
2/ 6	L H H L	F = A $\oplus$ B	F = A minus B minus 1	F = A minus B
7	L H H H	F = A$\overline{B}$	F = A$\overline{B}$ minus 1	F = A$\overline{B}$

FIGURE 2. Truth tables and logic equations for device type 01.

Source: https://assist.dla.mil -- Downloaded: 2026-10-21T13:13Z
Check the source to verify that this is the current version before use.

	Selection S_3 S_2 S_1 S_0	Active high data 3/		
		M = H logic functions	M = L; arithmetic operations	
			$\overline{C}_n = 0$ $C_n = 1 = H$	$\overline{C}_n = 1$ $C_n = 0 = L$
8	H L L L	$F = \overline{A} + B$	F = A plus AB	F = A plus AB plus 1
9	H L L H	$F = \overline{A \oplus B}$	F = A plus B	F = A plus B plus 1
10	H L H L	F = B	$F = (A + \overline{B})$ plus AB	$F = (A + \overline{B})$ plus AB plus 1
11	H L H H	F = AB	F = AB minus 1	F = AB
12	H H L L	F = 1	F = A plus A 1/	F = A plus A plus 1
13	H H L H	$F = A + \overline{B}$	F = (A + B) plus A	F = (A + B) plus A plus 1
14	H H H L	F = A + B	$F = (A + \overline{B})$ plus A	$F = (A + \overline{B})$ plus A plus 1
15	H H H H	F = A	F = A minus 1	F = A


1/ Each bit is shifted to the next more significant position.
2/ This device (ALU) can be used as a comparator when placed in the subtract mode (i.e., $S_3S_2S_1S_0$ are at logical levels LHHL, respectively) and the following expressions are valid:

Active high data
When C_n is high and C_{n+4} is high, then $A \leq B$
When C_n is low and C_{n+4} is high, then $A < B$
When C_n is high and C_{n+4} is low, then $A > B$
When C_n is low and C_{n+4} is low, then $A \geq B$

3/ The table shown applies for positive logic. If negative logic is used, active high data becomes active low data.

FIGURE 2. Truth tables and logic equations for device type 01 - Continued.


Source: https://assist.dla.mil -- Downloaded: 2026-10-21T13:13Z
Check the source to verify that this is the current version before use.




NOTES:
1. The input pulse has the following characteristics: PRR ≤ 1 MHz, $t_r = t_f \leq 2.5$ ns. $Z_{OUT} = 50\Omega$.
2. C_L includes probe and jig capacitance.
3. All diodes are 1N3064 or equivalent.
4. Load circuit is required on a given output only where table III indicates "OUT" on that output. Load circuits may otherwise be omitted.

FIGURE 5. Waveforms for propagation delay time and test circuit for device type 01.

Source: https://assist.dla.mil -- Downloaded: 2026-10-21T13:13Z
Check the source to verify that this is the current version before use.





ALTERNATE WAVEFORM

NOTES:
1. The input pulse has the following characteristics: PRR ≤ 1 MHz, $t_r = t_f \leq 2.5$ ns. $Z_{OUT} \approx 50\Omega$.
2. C_L includes probe and jig capacitance.
3. All diodes are 1N3064 or equivalent.
4. Load circuit is required on a given output only where table III indicates "OUT" on that output. Load circuits may otherwise be omitted.

FIGURE 5. Waveforms for propagation delay time and test circuit for device type 01 - Continued.

Source: https://assist.dla.mil -- Downloaded: 2026-10-21T13:13Z
Check the source to verify that this is the current version before use.

$\overline{\text{SUM}}$ MODE TEST TABLE

FUNCTION INPUTS: S0 = S3 = 2.7 V, S1 = S2 = M = 0 V

Test	Input under test	Other input same bit		Other data inputs		Output under test	Output waveform
		Apply 2.7 V	Apply GND	Apply 2.7 V	Apply GND		
t_{PLH1} t_{PHL1}	$\overline{A}_i$ 1/	$\overline{B}_i$	None	Remaining A and B	C_n	Any $\overline{F}_i$	1
t_{PLH1} t_{PHL1}	$\overline{B}_i$	$\overline{A}_i$	None	Remaining A and B	C_n	Any $\overline{F}_i$	1
t_{PLH3} t_{PHL3}	$\overline{A}_i$	$\overline{B}_i$	None	None	Remaining A and B C_n	$\overline{P}$	1
t_{PLH3} t_{PHL3}	$\overline{B}_i$	$\overline{A}_i$	None	None	Remaining A and B C_n	$\overline{P}$	1
t_{PLH5} t_{PHL5}	$\overline{A}_i$	None	$\overline{B}_i$	Remaining B	Remaining A, C_n	$\overline{G}$	1

1/ In A_i, B_i, and F_i, i = 0, 1, 2, or 3.

FIGURE 5. Waveforms for propagation delay time and test circuit for device type 01 - Continued.

Source: https://assist.dla.mil -- Downloaded: 2026-10-21T13:13Z
Check the source to verify that this is the current version before use.

$\overline{\text{SUM}}$ MODE TEST TABLE

FUNCTION INPUTS: S0 = S3 = 2.7 V, S1 = S2 = M = 0 V

Test	Input under test	Other input same bit		Other data inputs		Output under test	Output waveform
		Apply 2.7 V	Apply GND	Apply 2.7 V	Apply GND		
t_{PLH5} t_{PHL5}	$\overline{B}_i$	None	$\overline{A}_i$	Remaining $\overline{B}$	Remaining $\overline{A}$, C_n	$\overline{G}$	1
t_{PLH7} t_{PHL7}	C_n	None	None	All $\overline{A}$	All $\overline{B}$	Any $\overline{F}_i$	1
t_{PLH9} t_{PHL9}	C_n	None	None	All $\overline{A}$	All $\overline{B}$	C_{n+4}	1
t_{PLH11} t_{PHL11}	$\overline{A}_i$	None	$\overline{B}_i$	Remaining $\overline{B}$	Remaining $\overline{A}$ and C_n	C_{n+4}	2
t_{PLH11} t_{PHL11}	$\overline{B}_i$	None	$\overline{A}_i$	Remaining $\overline{B}$	Remaining $\overline{A}$ and C_n	C_{n+4}	2

1/ In A_i, B_i, and F_i, i = 0, 1, 2, or 3.

FIGURE 5. Waveforms for propagation delay time and test circuit for device type 01 - Continued.

Supersedes page 20 of MIL-M-38510/78A of 6 June 1984

Source: https://assist.dla.mil -- Downloaded: 2026-10-21T13:13Z
Check the source to verify that this is the current version before use.