The documentation and process conversion measures necessary to comply with this document shall be completed by 17 March 2026.

INCH-POUND

MIL-PRF-19500/570G
w/AMENDMENT 1
17 December 2025
SUPERSEDING
MIL-PRF-19500/570G
7 October 2020

PERFORMANCE SPECIFICATION SHEET

TRANSISTOR, FIELD EFFECT, N-CHANNEL, SILICON LOGIC-LEVEL,
TYPES 2N6901 AND 2N6903,
QUALITY LEVELS JAN, JANTX, JANTXV, JANS, JANHC, AND JANKC

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

1. SCOPE

1.1 Scope. This specification covers the performance requirements for a logic-level N-channel, enhancement-mode, MOSFET, power transistor. Four levels of product assurance (JAN, JANTX, JANTXV, and JANS) are provided for each encapsulated device. Two levels of product assurance (JANHC and JANKC) are also provided for each un-encapsulated device.

1.2 Physical dimensions.

1.2.1 Package outlines. The device package outline is a TO-205AF (formerly TO-39) in accordance with figure 1 for all encapsulated device types.

1.2.2 Un-encapsulated die dimensions and topography. The dimensions and topography for un-encapsulated die is in accordance with figure 2.

1.3 Maximum ratings. Unless otherwise specified, T_A = +25 °C.

Type	P_T (1) T_C = +25 °C	P_T T_A = +25 °C	$R_{\theta JC}$ (2)	V_{DS}	V_{DG}	V_{GS}	I_{D1} (3) T_C = +25 °C	I_{D2} (3) T_C = +100 °C	I_S	I_{DM}	T_J and T_{STG}
	W	W	°C /W	V dc	V dc	V dc	A dc	A dc	A dc	A(pk)	°C
2N6901	8.33	0.6	15.0	100	100	±10	1.69	1.07	1.69	5	-55 to +150
2N6903	8.33	0.6	15.0	200	200	±10	0.98	0.62	0.98	4	

(1) Derated linearly by 0.067 W/°C for T_C > +25 °C.
(2) See figure 3, thermal impedance curves.
(3) The following formula derives the maximum theoretical I_D limit. I_D is limited by internal construction and may be limited by pin diameter:

$$I_D = \sqrt{\frac{T_{JM} - T_C}{(R_{\theta JC}) \text{ X } (r_{DS(on)}) \text{ at } T_{JM}}}$$

Comments, suggestions, or questions on this document should be addressed to DLA Weapons Support, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to Semiconductor@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at https://assist.dla.mil.

AMSC N/A
FSC 5961

* DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:30Z
Check the source to verify that this is the current version before use.

1.4 Primary electrical characteristics. Unless otherwise specified, at T_C = +25 °C.

Type	Min $V_{(BR)DSS}$ V_{GS} = 0 V I_D = 1 mA	$V_{GS(th)1}$ $V_{DS} \geq V_{GS}$ I_D = 1 mA		Max I_{DSS1} V_{GS} = 0 V_{DS} = 80 percent of rated V_{DS}	Max $r_{DS(on)}$ (1) V_{GS} = 5 V dc	
					T_J = +25 °C at I_{D1}	T_J = +150 °C at I_{D2}
	V dc	V dc		µA dc	Ohms	Ohms
		Min	Max			
2N6901	100	1.0	2.0	1.0	1.4	2.9
2N6903	200	1.0	2.0		3.65	8.65

(1) Pulsed (see 4.5.1).

1.5 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-19500, and as specified herein. See 6.4 for PIN construction example and 6.5 for a list of available PINs.

1.5.1 JAN certification mark and quality levels.

1.5.1.1 For encapsulated devices. The quality level designators for encapsulated devices that are applicable for this specification sheet from the lowest to the highest level are as follows: "JAN", "JANTX", "JANTXV" and "JANS".

1.5.1.2 For un-encapsulated devices (die). The quality level designators for un-encapsulated devices (die) that are applicable for this specification sheet from the lowest to the highest level are as follows: "JANHC" and "JANKC".

1.5.2 Device type. The designation system for the device types of transistors covered by this specification sheet are as follows.

1.5.2.1 First number and first letter symbols. The transistors of this specification sheet use the first number and letter symbols "2N".


1.5.2.2 Second number symbols. The second number symbols for the transistors covered by this specification sheet are as follows: "6901" and "6903".

1.5.3 Lead finish. The lead finishes applicable to this specification sheet are listed on QPDSIS-19500.

1.5.4 Die identifiers for un-encapsulated devices (manufacturers and critical interface identifiers). The manufacturer die identifier that is applicable for this specification sheet is "A" (see figure 2 and 6.5) and applies only to the 2N6901.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:30Z
Check the source to verify that this is the current version before use.

Symbol	Dimensions				Notes
	Inches		Millimeters		
	Min	Max	Min	Max	
CD	.305	.335	7.75	8.51	4, 5
CH	.160	.180	4.06	4.57	
HD	.335	.370	8.51	9.40	4
LC	.200 BSC		5.08 BSC		6
LD	.016	.021	0.41	0.53	7, 8
LL	.500	.750	12.70	19.05	7, 8
LU	.016	.019	0.41	0.48	8, 9
L1		.050		1.27	7, 8, 9
L2	.250		6.35		7, 8, 9
P	.100		2.54		5
Q		.050		1.27	4
TL	.029	.045	0.74	1.14	10
TW	.028	.034	0.71	0.86	11
R		.010		0.25	11,12
A	45° BSC		45° BSC		6




* NOTES:

1. Dimensions are in inches. Millimeters are given for general information only.
2. Pin out: terminal 1 = source, terminal 2 = gate, terminal 3 = drain. Drain is electrically connected to the case.
3. Terminal 4 is omitted from this outline.
4. Body contour optional within zone defined by dimensions CD, HD, and Q.
5. Dimension CD shall not vary more than .010 (0.25 mm) in zone P. This zone is controlled for automatic handling.
6. Leads at gauge plane .054 +.001, -.000 (1.37 +0.03, -0.00 mm) below seating plane shall be within .007 (0.18 mm) radius of true position (TP) at maximum material condition (MMC) relative to tab at MMC.
7. Dimension LD applies between dimensions L_2 and LL minimum. Diameter is uncontrolled in dimension L_1 and beyond dimension LL minimum.
8. All three leads.
9. Dimension LU applies between dimensions L_1 and L_2.
10. Dimension TL measured from maximum dimension HD.
11. Beyond radius (dimension r) maximum, dimension TW shall be held for a minimum length of .011 (0.28 mm).
12. Radius (dimension r) applies to both inside corners of tab.

FIGURE 1. Physical dimensions for TO-205AF package.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:30Z
Check the source to verify that this is the current version before use.

2N6901



Letter	Dimensions - 2N6901			
	Inches		Millimeters	
	Min	Max	Min	Max
A	.056	.062	1.42	1.58
B	.044	.051	1.12	1.30
C	.012	.016	.30	.41
D	.006	.010	.15	.25
E	.010	.014	.25	.36
F	.015	.019	.38	.48

NOTES:
1. Dimensions are in inches. Millimeters are given for general information only.
2. Unless otherwise specified, tolerance is ±.005 inch (0.13 mm).
3. The physical characteristics of the die are: The back metals are chromium, nickel, and silver and the back contact is the drain. The top metal is aluminum.
4. The metallization characteristics for this die configuration are unspecified.
5. Die thickness is .015 inch (0.38 mm) ±.001 inch (0.025 mm).

FIGURE 2 . JANHCA and JANKCA (A-version) die dimensions for 2N6901.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:30Z
Check the source to verify that this is the current version before use.

2. APPLICABLE DOCUMENTS

2.1 General. The documents listed in this section are specified in sections 3 and 4 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3 and 4 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 Specifications, standards, and handbooks. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500 – Semiconductor Devices, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750 – Test Methods for Semiconductor Devices.

(Copies of these documents are available online at https://quicksearch.dla.mil).

2.3 Order of precedence. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as modified herein.

3.2 Qualification. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.2 and 6.3).

3.3 Abbreviations, symbols, and definitions. Abbreviations, symbols, and definitions used herein shall be as specified in MIL-PRF-19500 and as follows:

nC nano Coulomb

3.4 Interface and physical dimensions. Interface and physical dimensions shall be as specified in MIL-PRF-19500, and on figures 1 (TO-205 AF) and 2 (JANHC and JANKC die).

3.4.1 Lead finish. Lead finish shall be solderable in accordance with MIL-PRF-19500, MIL-STD-750, and herein. Where a choice of lead finish is desired, it shall be specified in the acquisition document (see 6.2).

3.5 Marking. Marking shall be in accordance with MIL-PRF-19500.

3.6 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.7 Electrical test requirements. The electrical test requirements shall be as specified in table I.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:30Z
Check the source to verify that this is the current version before use.

3.8 Electrostatic discharge sensitive (ESDS) protection. The devices covered by this specification sheet have been classified as ESDS. The devices shall be handled in accordance with the ESD program established to comply with the requirements of MIL-PRF-19500 to avoid damage due to the accumulation of static charge. The following handling practices shall be followed:

a. Devices shall be handled on benches with conductive handling devices.

b. Ground test equipment, tools, and personnel handling devices.

c. Do not handle devices by the leads.

d. Store devices in conductive foam or carriers.

e. Avoid use of plastic, rubber or silk in MOS areas.

f. Maintain relative humidity above 50 percent if practical.

g. Care shall be exercised during test and troubleshooting to apply not more than maximum rated voltage to any lead.

h. Gate must be terminated to source, R ≤ or 100 kΩ, whenever bias voltage is applied drain to source.

3.9 Workmanship. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

4. VERIFICATION

4.1 Classification of inspections. The inspection requirements specified herein are classified as follows:

a. Qualification inspection (see 4.2).

b. Screening (see 4.3).

c. Conformance inspection (see 4.4 and tables I and II).

d. Element evaluation of un-encapsulated die (see 4.6).

4.2 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

4.2.1 Group E qualification. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not request the performance of table II tests, the tests specified in table II herein that were not performed in the prior revision shall be performed on the first inspection lot of this revision to maintain qualification.

4.2.2 JANHC and JANKC die. Qualification shall be in accordance with MIL-PRF-19500.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:30Z
Check the source to verify that this is the current version before use.

4.3 Screening (quality levels JANS, JANTX, and JANTXV only). Screening of packaged devices shall be in accordance with table E-IV of MIL-PRF-19500, and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

Screen (1) (2)	Measurements for JANS level	Measurements for JANTX and JANTXV levels
(3)	Gate stress test (see 4.3.1)	Gate stress test (see 4.3.1)
(3)	Unclamped inductive switching, optional (see 4.3.2)	Unclamped inductive switching, optional (see 4.3.2)
(3) 3c	Thermal impedance (see 4.3.3)	Thermal impedance (see 4.3.3)
9	I_{GSSF1}, I_{GSSR1}, I_{DSS1}, subgroup 2 of table I herein	Not applicable
10	Method 1042 of MIL-STD-750, test condition B	Method 1042 of MIL-STD-750, test condition B
11	Subgroup 2 of table I herein; I_{GSSF1}, I_{GSSR1}, I_{DSS1}, $r_{DS(on)1}$, $V_{GS(th)1}$ ΔI_{GSSF1} = ±20 nA dc or ±100 percent of initial value, whichever is greater. ΔI_{GSSR1} = ±20 nA dc or ±100 percent of initial value, whichever is greater. ΔI_{DSS1} = ±0.2 µA dc or ±100 percent of initial value, whichever is greater.	Subgroup 2 of table I herein I_{GSSF1}, I_{GSSR1}, I_{DSS1}, $r_{DS(on)1}$, $V_{GS(th)1}$
12	Method 1042 of MIL-STD-750, test condition A, t = 240 hours	Method 1042 of MIL-STD-750, test condition A or t = 48 hours minimum at+175°C minimum.
13	Subgroups 2 and 3 of table I herein; ΔI_{GSSF1} = ±20 nA dc or ±100 percent of initial value, whichever is greater. ΔI_{GSSR1} = ±20 nA dc or ±100 percent of initial value, whichever is greater. ΔI_{DSS1} = ±0.2 µA dc or ±100 percent of initial value, whichever is greater $\Delta r_{DS(on)1}$ = ±20 percent of initial value. $\Delta V_{GS(th)1}$ = ±20 percent of initial value.	Subgroup 2 of table I herein; ΔI_{GSSF1} = ±20 nA dc or ±100 percent of initial value, whichever is greater. ΔI_{GSSR1} = ±20 nA dc or ±100 percent of initial value, whichever is greater. ΔI_{DSS1} = ±0.2 µA dc or ±100 percent of initial value, whichever is greater. $\Delta r_{DS(on)1}$ = ±20 percent of initial value. $\Delta V_{GS(th)1}$ = ±20 percent of initial value.

(1) At the end of the test program, I_{GSSF1}, I_{GSSR1}, and I_{DSS1} are measured.
(2) An out-of-family program to characterize I_{GSSF1}, I_{GSSR1}, I_{DSS1}, and $V_{GS(th)1}$ shall be invoked.
(3) Shall be performed anytime after temperature cycling, screen 3a. Quality levels JANTX and JANTXV do not need to be repeated in screening requirements.

4.3.1 Gate stress test. Apply V_{GS} = 15 V minimum for t = 250 µs minimum.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:30Z
Check the source to verify that this is the current version before use.

4.3.2 Unclamped inductive switching. The test for unclamped inductive switching shall be performed in accordance with method 3470 of MIL-STD-750. The following details shall apply:

a. Peak current, I_D ..... rated I_{D1}.

b. Peak gate voltage, V_{GS} ..... 10 V.

c. Gate to source resistor, R_{GS} ..... 25 Ω < R_{GS} < 200 Ω.

d. Initial case temperature T_C ..... +25 °C, +10 °C -5 °C.

e. Inductance ..... 100 µH ±10 percent.

f. Number of pulses to be applied ..... 1 pulse minimum.

4.3.3 Thermal impedance. The thermal impedance measurements shall be performed in accordance with method 3161 of MIL-STD-750 using the guidelines in that method for determining I_M, I_H, t_H, t_{SW}, and t_{MD} (V_C and V_H where appropriate). See table II, group E, subgroup 4 herein.

4.4 Conformance inspection. Conformance inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

4.4.1 Group A inspection. Group A inspection shall be conducted in accordance with table E-V of MIL-PRF-19500 and table I herein. Electrical measurements (end-points) shall be in accordance with the inspections table I, subgroup 2 herein.

4.4.2 Group B inspection. Group B inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VIA (for quality levels JANS) and table E-VIB (for quality levels JAN, JANTX, and JANTXV) of MIL-PRF-19500, and as follows.

4.4.2.1 Quality level JANS (table E-VIA of MIL-PRF-19500).

Subgroup	Method	Conditions
B3	1051	Test condition G.
B3	2077	SEM.
B4	1042	Test condition D. The heating cycle shall be 1 minute minimum.
B5	1042	Accelerated steady-state operation life; test condition A, V_{DS} = rated, T_A = +175 °C, t = 120 hours.
B5	1042	Accelerated steady-state gate stress; test condition B, V_{GS} = rated, T_A = +175 °C, t = 24 hours.
B5	2037	Bond strength; test condition D.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:30Z
Check the source to verify that this is the current version before use.

4.4.2.2 Quality levels JAN, JANTX and JANTXV (table E-VIB of MIL-PRF-19500).

Subgroup	Method	Conditions
B2	1051	Test condition G.
B3	1042	Test condition D. The heating cycle shall be 30 seconds minimum.

4.4.3 Group C inspection. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VII of MIL-PRF-19500, and as follows.

Subgroup	Method	Conditions
C2	2036	Test condition E.
C5	3161	See 4.3.3, $R_{\theta JC(max)}$ = 15 °C /W.
C6	1042	Test condition D. The heating cycle shall be 30 seconds minimum.

4.4.4 Group E inspection. Group E inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-IX of MIL-PRF-19500, and table II herein. Electrical measurements (end-points) shall be in accordance with table I, subgroup 2 herein.

4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows:

4.5.1 Pulse measurements. Conditions for pulse measurements shall be as specified in section 4 of MIL-STD-750.

4.6 Element evaluation of un-encapsulated die. The element evaluation of un-encapsulated die shall be in accordance with appendix G of MIL-PRF-19500.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:30Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection.

Inspection 1/	MIL-STD-750		Symbol	Limits	Limits	Unit
	Method	Conditions		Min	Max	
Subgroup 1						
Visual and mechanical examination	2071					
Subgroup 2						
Thermal impedance 2/	3161	See 4.3.3	$Z_{\theta JC}$			°C/W
Breakdown voltage drain to source	3407	I_D = 1.0 mA dc, bias condition C, V_{GS} = 0	$V_{(BR)DSS}$			
2N6901				100		V dc
2N6903				200		V dc
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS}$, I_D = 1.0 mA dc	$V_{GS(th)1}$	1.0	2.0	V dc
Gate current	3411	V_{GS} = +10 V dc, bias condition C, V_{DS} = 0	I_{GSSF1}		+100	nA dc
Gate current	3411	V_{GS} = -10 V dc, bias condition C, V_{DS} = 0	I_{GSSR1}		-100	nA dc
Drain current	3413	Bias condition C, V_{GS} = 0	I_{DSS1}			
2N6901		V_{DS} = 80 V dc			1.0	µA dc
2N6903		V_{DS} = 160 V dc			1.0	µA dc
Static drain to source on-state resistance	3421	V_{GS} = 5 V dc, bias condition A, pulsed (see 4.5.1)	$r_{DS(on)1}$			
2N6901		I_D = 1.07 A dc			1.4	Ω
2N6903		I_D = 0.62 A dc			3.65	Ω
Drain to source on-state voltage	3405	V_{GS} = 5 V dc, bias condition A, pulsed (see 4.5.1)	$V_{DS(on)}$			
2N6901		I_D = 1.69 A dc			2.4	V
2N6903		I_D = 0.98 A dc			6.0	V
Forward voltage (source drain diode)	4011	Condition A, V_{GS} = 0	V_{SD}	0.8	1.6	V
2N6901		I_S = 1.69 A dc				
2N6903		I_S = .98 A dc				
Forward transconductance	3475	I_D = rated I_{D2} (see 1.3), pulsed (see 4.5.1)	g_{FS}	0.5	2.0	S

See footnote at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:30Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limits	Limits	Unit
	Method	Conditions		Min	Max	
Subgroup 3						
High temperature operation:		$T_C = T_J = +125$ °C				
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS}$, $I_D = 1.0$ mA dc	$V_{GS(th)2}$	0.5		V dc
Gate current	3411	$V_{GS} = +10$ V dc and -10 V dc; $V_{DS} = 0$; bias condition C	I_{GSS2}		±200	nA dc
Drain current 2N6901 2N6903	3413	Bias condition C, $V_{GS} = 0$ V $V_{DS} = 80$ V dc $V_{DS} = 160$ V dc	I_{DSS2}		50	µA dc
* Static drain to source on-state resistance 2N6901 2N6903	3421	Condition A, $V_{GS} = 5$ V dc, pulsed (see 4.5.1) $I_D = 1.07$ A dc $I_D = 0.62$ A dc	$r_{DS(on)2}$		 2.6 7.7	 Ω Ω
Low temperature operation:		$T_C = T_J = -55$ °C				
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS}$, $I_D = 1.0$ mA dc	$V_{GS(th)3}$		3.0	V dc
Subgroup 4						
Switching time test	3472	I_D = rated I_{D2}, (see 1.3); $V_{GS} = 5$ V dc, gate drive impedance = 25 Ω				
Turn-on delay time 2N6901 2N6903		 $V_{DD} = 50$ V dc $V_{DD} = 100$ V dc	$t_{d(on)}$		25	ns
Rise time 2N6901 2N6903		 $V_{DD} = 50$ V dc $V_{DD} = 100$ V dc	t_r		80	ns

See footnote at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:30Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limits	Limits	Unit
	Method	Conditions		Min	Max	
Subgroup 4 - Continued						
Turn-off delay time			$t_{d(off)}$			
2N6901		V_{DD} = 50 V dc			45	ns
2N6903		V_{DD} = 100 V dc			40	ns
Fall time			t_f		80	ns
2N6901		V_{DD} = 50 V dc				
2N6903		V_{DD} = 100 V dc				
Subgroup 5						
Safe operating area (SOA) test	3474	See figure 4 V_{DS} = 80 percent of rated V_{DS} and V_{DS} ≤ 200 V max				
High voltage dc SOA		t_p = 1 ms				
Electrical measurements		See table I, subgroup 2				
Single pulse unclamped inductive switching	3470	See 4.3.2; c = 0, 116 devices				
Electrical measurements		See table I, subgroup 2				
Subgroups 6						
Not applicable						
Subgroup 7						
Gate charge	3471	Condition A or B				
On-state gate charge			$Q_{g(on)}$			
2N6901					5	nC
2N6903					5	nC

See footnote at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:30Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limits	Limits	Unit
	Method	Conditions		Min	Max	
Subgroup 7 – Continued						
Gate to source charge			Q_{gs}			
2N6901					1.0	nC
2N6903					0.8	nC
Gate to drain charge			Q_{gd}			
2N6901					2.9	nC
2N6903					2.7	nC
Reverse recovery time	3473	V_{DD} < 30 V; di/dt = 100 A/µs I_F = 1 A	t_{rr}			
2N6901					250	ns
2N6903					500	ns

1/ For sampling plan, see MIL-PRF-19500.
2/ This test required for the following end-point measurements only:
Group B, subgroups 3 and 4 (JANS).
Group B, subgroups 2 and 3 (JAN, JANTX, and JANTXV).
Group C, subgroup 2 and 6.
Group E, subgroup 1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:30Z
Check the source to verify that this is the current version before use.


TABLE II. Group E inspection (all quality levels) for qualification or re-qualification only.

Inspection	MIL-STD-750		Sample plan
	Method	Conditions	
Subgroup 1			45 devices, c = 0
Temperature cycling	1051	Test condition G, 500 cycles.	
Hermetic seal	1071	Fine and gross leak.	
Electrical measurements		See table I, subgroup 2.	
Subgroup 2 1/			45 devices, c = 0
Steady-state reverse bias	1042	Condition A, 1,000 hours.	
Electrical measurements		See table I, subgroup 2.	
Steady-state gate bias	1042	Condition B, 1,000 hours.	
Electrical measurements		See table I, subgroup 2.	
Subgroup 4			Sample size, N/A
Thermal impedance curves		See MIL-PRF-19500.	
Subgroup 10			22 devices, c = 0
Commutating diode for safe operating area test procedure for measuring dv/dt during reverse recovery of power MOSFET transistors or insulated gate bipolar transistors	3476	Test conditions shall be derived by the manufacturer	

1/ A separate sample for each test shall be pulled.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:30Z
Check the source to verify that this is the current version before use.

2N6901 AND 2N6903



NOTES:
1. Duty factor, $D = t_1 / t_2$
2. Per unit base $R_{\theta JC} = 15$ °C/W
3. $T_{JM} = P_T * R_{\theta JC} * r(t) + TC$

FIGURE 3. Transient thermal response.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:30Z
Check the source to verify that this is the current version before use.

2N6901




FIGURE 4. Maximum safe operating area.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:30Z
Check the source to verify that this is the current version before use.

2N6903




FIGURE 4. Maximum safe operating area - Continued.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:30Z
Check the source to verify that this is the current version before use.

5. PACKAGING

5.1 Packaging. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory. The notes specified in MIL-PRF-19500 are applicable to this specification.)

6.1 Intended use. Semiconductors conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Acquisition requirements. Acquisition documents should specify the following:

a. Title, number, and date of this specification.

b. Packaging requirements (see 5.1).

c. Lead finish (see 3.4.1).


d. The complete PIN, see 1.5 and 6.5.

e. For die acquisition, the JANHC or JANKC letter version should be specified (see 1.5.4).

* 6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML 19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DLA Weapons Support, ATTN: VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail vqe.chief@dla.mil. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at https://qpldocs.dla.mil.


6.4 PIN construction examples.

6.4.1 Encapsulated devices The PINs for encapsulated devices are constructed using the following form.



Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:30Z
Check the source to verify that this is the current version before use.

6.4.2 Un-encapsulated devices. The PINs for un-encapsulated devices are constructed using the following form.



6.5 List of PINs.

6.5.1 List of PINs for encapsulated devices. The following is a list of possible PINs for encapsulated devices available on this specification sheet.

PINs for devices of the base quality level	PINs for devices of the "TX" quality level	PINs for devices of the "TXV" quality level	PINs for devices of the "S" quality level
JAN2N6901	JANTX2N6901	JANTXV2N6901	JANS2N6901
JAN2N6903	JANTX2N6903	JANTXV2N6903	JANS2N6903

6.5.2 List of PINs for un-encapsulated devices. The following is a list of possible PINs available on this specification sheet. The qualified die suppliers with the applicable letter version (e.g., JANHCA2N6901) will be identified on the QML.

Die ordering information	
PIN	Manufacturer
	43611
2N6901 (1)	JANHCA2N6901 JANKCA2N6901

(1) The 2N6903 is not available in the die version.

* 6.6 Amendment notations. The margins of this specification are marked with asterisks to indicate modifications generated by this amendment. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:30Z
Check the source to verify that this is the current version before use.

Custodians:
Army − CR
* Navy − SH
Air Force − 85
* NASA – NA
DLA − CC

Review activities:
Army − AR, MI, SM
Navy − AS, MC, OS
Air Force − 19, 170

Preparing activity:
DLA − CC

(Project 5961-2025-052)

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at https://assist.dla.mil.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:30Z
Check the source to verify that this is the current version before use.