PERFORMANCE SPECIFICATION SHEET

DELAY LINES, ACTIVE, 14-PIN SURFACE MOUNT, 5 TAP

This amendment forms a part of MIL-PRF-83532/8, dated 15 May 1999, and is approved for use by all Departments and Agencies of the Department of Defense.

PAGE 5

Output rise time (applied to leading edge only), delete and substitute:

"5 ns maximum. Measurement conditions (-55°C ≤ T_C ≤ +125°C): V_{CC} = 5.0 V dc; T_{RI} ≤ 3 ns. The load circuit shall be as follows (C_L includes probe and test fixture capacitance):



"

Custodians:
Army - CR
Navy - EC
Air Force - 11
DLA - CC

Preparing activity:
DLA - CC

(Project 5999-0363)

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T08:42Z
Check the source to verify that this is the current version before use.