The documentation and process conversion measures necessary to comply with this document shall be completed by 26 December 2026.

INCH-POUND

MIL-PRF-19500/514D
w/AMENDMENT 3
26 August 2026
SUPERSEDING
MIL-PRF-19500/514D
w/AMENDMENT 2
26 August 2022

PERFORMANCE SPECIFICATION SHEET

TRANSISTOR, NPN, SILICON, POWER,
TYPES 2N6274 AND 2N6277, JAN, JANTX, AND JANTXV

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

1. SCOPE

1.1 Scope. This specification covers the performance requirements for NPN silicon, power transistors. Three levels of product assurance are provided for each encapsulated device.

1.2 Package outlines. The device package outlines are as follows: TO-3 in accordance with figure 1 for all device types.

1.3 Maximum ratings. The primary electrical characteristics are at T_C = +25°C, unless otherwise specified. otherwise specified.

Types	P_T T_C = +25°C (1)	P_T T_C = +100°C (1)	$R_{\theta JC}$	V_{CBO}	V_{CEO}	V_{EBO}	I_B	I_C	T_J and T_{STG}
	W	W	°C/W	V dc	V dc	V dc	A dc	A dc	°C
2N6274	250	143	0.7	120	100	6	20	50	-65 to +200
2N6277	250	143	0.7	180	150	6	20	50	-65 to +200

(1) Derate linearly 1.43 W/°C Between T_C = +25°C and T_C = +200°C. See figure 5.

Comments, suggestions, or questions on this document should be addressed to DLA Weapons Support, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to Semiconductor@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at https://assist.dla.mil/.

AMSC N/A
DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited

FSC 5961

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:39Z
Check the source to verify that this is the current version before use.

1.4 Primary electrical characteristics. Unless otherwise specified, T_C = +25°C.

Types	h_{FE3} (1)		h_{FE2} (1)		$V_{BE(sat)}$ (1)		$V_{CE(sat)}$ (1)		Switching		C_{obo}		$\|h_{fe}\|$	
	V_{CE} = 4 V dc I_C = 50 A dc		V_{CE} = 4 V dc I_C = 20 A dc		I_C = 20 A dc I_B = 2 A dc		I_C = 20 A dc I_B = 2 A dc		µs		V_{CB} = 10 V dc I_E = 0 f = 1 MHz		V_{CE} = 10 V dc I_C = 1 A dc f = 10 MHz	
					Vdc	Vdc	V dc	V dc	t_{on}	t_{off}	pF	pF		
	Min	Max	Min	Max	Min	Max	Min	Max	Max	Max	Min	Max	Min	Max
2N6274	10		30	120		1.8		1.0	0.5	1.05		600	3	12
2N6277	10		30	120		1.8		1.0	0.5	1.05		600	3	12

(1) Pulsed (see 4.5.1).

1.5 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-19500, and as specified herein. See 6.4 for PIN construction example and 6.5 for a list of available PINs.

1.5.1 JAN certification mark and quality level for encapsulated devices. The quality level designators for encapsulated devices that are applicable for this specification sheet from the lowest to the highest level are as follows: "JAN", "JANTX" and "JANTXV".


1.5.2 Device type. The designation system for the device types of transistors covered by this specification sheet are as follows.

1.5.2.1 First number and first letter symbols. The transistors of this specification sheet use the first number and letter symbols "2N".

1.5.2.2 Second number symbols. The second number symbols for the transistors covered by this specification sheet are as follows: "6274" and "6277".

1.5.3 Lead finish. The lead finishes applicable to this specification sheet are listed on QPDSIS-19500.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:39Z
Check the source to verify that this is the current version before use.



Symbol	Dimensions				Notes	Symbol	Dimensions				Notes
	inch	inch	mm	mm			inch	inch	mm	mm	
	Min	Max	Min	Max			Min	Max	Min	Max	
CD		.875		22.23	3	L_1		.050		1.27	5, 6
CH	.250	.328	6.35	8.33		MHD	.151	.165	3.83	4.19	4
HR	.495	.525	12.57	13.33		MHS	1.177	1.197	29.90	30.40	
HR_1	.131	.188	3.33	4.78	4	PS	.420	.440	10.67	11.18	
HT	.060	.135	1.52	3.43		PS_1	.205	.225	5.21	5.72	5
LD	.057	.063	1.45	1.60	5, 6	S_1	.655	.675	16.64	17.15	
LL	.312	.500	7.92	12.7	5, 6						

NOTES:
1. Dimensions are in inches. Millimeters are given for general information only.
2. The seating plane of the header shall be flat within .001 inch (0.03 mm) concave to .004 inch (0.10 mm) convex inside a .930 inch (23.62 mm) diameter circle on the center of the header and flat within .001 inch (0.03 mm) concave to .006 inch (0.15 mm) convex overall.
3. Body contour is optional within zone defined by CD.
4. Applies to the two holes or terminals, as applicable.
5. LD applies between L_1 and LL for both terminals. Lead diameter shall not exceed twice LD within L_1.
6. These dimensions shall be measured at points .050 inch (1.27 mm) to .055 inch (1.40 mm) below seating plane. When gauge is not used, measurement shall be made at seating plane.
7. Terminal 1 is the emitter, terminal 2 is base. The collector shall be electrically connected to the case.

FIGURE 1. Physical dimensions (similar to TO-204AA, formally TO-3).

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:39Z
Check the source to verify that this is the current version before use.

2. APPLICABLE PUBLICATIONS

2.1 General. The publications listed in this section are specified in sections 3 and 4 of this specification. This section does not include publications cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of publications cited in sections 3 and 4 of this specification, whether or not they are listed.

2.2 Government publications.

2.2.1 Specifications, standards, and handbooks. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these publications are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500 – Semiconductor Devices, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750 – Test Methods for Semiconductor Devices.

(Copies of these publications are available online at https://quicksearch.dla.mil).

2.3 Order of precedence. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as modified herein.

3.2 Qualification. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.2 and 6.3).

3.3 Abbreviations, symbols, and definitions. Abbreviations, symbols, and definitions used herein shall be as specified in MIL-PRF-19500.

3.4 Interface and physical dimensions. Interface and physical dimensions shall be as specified in MIL-PRF-19500, and on figure 1 herein.

3.4.1 Lead finish. Lead finish shall be solderable in accordance with MIL-PRF-19500, MIL-STD-750, and herein. Where a choice of lead finish is desired, it shall be specified in the acquisition document (see 6.2).

3.5 Marking. Marking shall be in accordance with MIL-PRF-19500.

3.6 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I.

3.7 Electrical test requirements. The electrical test requirements shall be as specified in table I.

3.8 Workmanship. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:39Z
Check the source to verify that this is the current version before use.

4. VERIFICATION

4.1 Classification of inspections. The inspection requirements specified herein are classified as follows:

a. Qualification inspection (see 4.2).

b. Screening (see 4.3).

c. Conformance inspection (see 4.4 and table I and II).

4.2 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

4.2.1 Group E qualification. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not request the performance of table III tests, the tests specified in table III herein that were not performed in the prior revision shall be performed on the first inspection lot of this revision to maintain qualification.

4.3 Screening. Screening shall be in accordance with MIL-PRF-19500 (table E-IV), and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

Screen	Measurements for JANTX and JANTXV levels
(1) 3c	Thermal impedance (see 4.3.2).
9	Not applicable
11	I_{CEX1} and h_{FE2}
12	See 4.3.1
13	Subgroup 2 of table I herein; ΔI_{CEX1} = 100 percent of initial value or 1 µA dc, whichever is greater. Δh_{FE2} = ± 25 percent of initial value.

(1) Shall be performed anytime after temperature cycling, screen 3a; and does not need to be repeated in screening requirements.

4.3.1 Power burn-in conditions. Power burn-in conditions are T_J = +187.5°C, ±12.5C; V_{CB} ≥ 20 V dc.

4.3.2 Thermal impedance. The thermal impedance measurements shall be performed in accordance with method 3131 of MIL-STD-750 using the guidelines in that method for determining I_M, I_H, t_H, t_{SW}, t_{MD} (and V_H where appropriate). See table III, group E, subgroup 4 herein.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:39Z
Check the source to verify that this is the current version before use.

4.4 Conformance inspection. Conformance inspection shall be in accordance with MIL-PRF-19500, and as specified herein.

4.4.1 Group A inspection. Group A inspection shall be conducted in accordance with MIL-PRF-19500, and table I herein.

4.4.2 Group B inspection. Group B inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VIB (JAN, JANTX, and JANTXV) of MIL-PRF-19500. Delta measurements shall be in accordance with table II herein.

Subgroup	Method	Condition
B3	1027 or	$V_{CE} \geq 20$ V dc; $T_J = 187.5°C, \pm 12.5°C$.
B3	1037	$V_{CB} \geq 20$ V dc; ΔT_J = between cycles ≥ +100°C; $t_{on} = t_{off} \geq 1$ minute.

4.4.3 Group C inspection. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VII of MIL-PRF-19500. Delta measurements shall be in accordance with table II herein.

Subgroup	Method	Condition
C2	2036	Test condition A; weight = 10 pounds (4.54 Kg); time = 15 s.
C5	3131	See 4.3.2, $R_{\theta JC}$ shall be 0.7°C/W.
C6	1026	$V_{CE} \geq 20$ V dc; $T_J = 187.5°C, \pm 12.5°C$.

4.4.4 Group E inspection. Group E inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-IX of MIL-PRF-19500 and as specified herein. Delta measurements shall be in accordance with table II herein.

4.5 Method of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows.

4.5.1 Pulse measurements. Conditions for pulse measurement shall be as specified in section 4 of MIL-STD-750.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:39Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection.

Inspection 1/	MIL-STD-750		Symbol	Limit	Limit	Unit
	Method	Conditions		Min	Max	
Subgroup 1						
Visual and mechanical examination	2071					
Subgroup 2						
Thermal impedance 2/	3131	See 4.3.2	$Z_{\theta JX}$			°C/W
Collector to emitter breakdown voltage	3011	Bias condition D; I_C = 50 mA dc; pulsed (see 4.5.1)	$V_{(BR)CEO}$			
2N6274				100		V dc
2N6277				150		V dc
Collector to emitter cutoff current	3041	Bias condition D	I_{CEO}		50	µA dc
2N6274		V_{CE} = 50 V dc				
2N6277		V_{CE} = 75 V dc				
Collector to emitter cutoff current	3041	Bias condition A; V_{BE} = -1.5 V dc	I_{CEX1}		10	µA dc
2N6274		V_{CE} = 120 V dc				
2N6277		V_{CE} = 180 V dc				
Emitter-base cutoff current	3061	Bias condition D; V_{EB} = 6 V dc	I_{EBO}		100	µA dc
Collector to base cutoff current	3036	Bias condition D,	I_{CBO}		10	µA dc
2N6274		V_{CB} = 120 V dc				
2N6277		V_{CB} = 180 V dc				
Base emitter saturated voltage	3066	Test condition A; I_C = 20 A dc; pulsed (see 4.5.1) I_B = 2.0 A dc	$V_{BE(sat)}$		1.8	V dc
Forward-current transfer ratio	3076	V_{CE} = 4 V dc; I_C = 1 A dc; pulsed (see 4.5.1)	h_{FE1}	50		
Forward-current transfer ratio	3076	V_{CE} = 4 V dc; I_C = 20 A dc; pulsed (see 4.5.1)	h_{FE2}	30	120	
Forward-current transfer ratio	3076	V_{CE} = 4 V dc; I_C = 50 A dc; pulsed (see 4.5.1)	h_{FE3}	10		
Collector to emitter saturated voltage	3071	I_C = 20 A dc; pulsed (see 4.5.1) I_B = 2.0 A dc	$V_{CE(sat)1}$		1.0	V dc
Collector to emitter saturated voltage	3071	I_C = 50 A dc; I_B = 10 A dc; pulsed (see 4.5.1)	$V_{CE(sat)2}$		3.0	V dc

See footnotes at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:39Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limit	Limit	Unit
	Method	Conditions		Min	Max	
Subgroup 3						
High-temperature operation:		T_A = +150°C				
Collector to emitter cutoff current 2N6274 2N6277	3041	Bias condition A; V_{BE} = -1.5 V dc V_{CE} = 120 V dc V_{CE} = 180 V dc	I_{CEX2}		1.0	mA dc
Low-temperature operation:		T_A = -55°C				
Forward-current transfer ratio	3076	V_{CE} = 4.0 V dc; I_C = 20 A dc; pulsed (see 4.5.1)	h_{FE4}	10		
Subgroup 4						
Pulse response:	3251	Test condition A, except test circuit and pulse requirements in accordance with figure 2 herein.				
Turn-on time		V_{CC} = 80 V dc; I_C = 20 A dc; I_B = 2.0 A dc	t_{on}		0.5	µs
Turn-off time		V_{CC} = 80 V dc; I_C = 20 A dc; I_{B1} = I_{B2} = 2.0 A dc	t_{off}		1.05	µs
Magnitude of common emitter small-signal short-circuit forward- current transfer ratio	3306	V_{CE} = 10 V dc; I_C = 1 A dc; f = 10 MHz	$\|h_{fe}\|$	3	12	
Open capacitance (open circuit)	3236	V_{CB} = 10 V dc; I_E = 0; f = 1.0 MHz	C_{obo}		600	pF

See footnotes at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:39Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limit	Limit	Unit
	Method	Conditions		Min	Max	
Subgroup 5						
Safe operating area (dc operation)	3051	T_C = +25°C; t = 1 s; 1 cycle; (See figure 3)				
Test 1		V_{CE} = 5 V dc; I_C = 50 A dc				
Test 3						
2N6274		V_{CE} = 8 V dc; I_C = 29 A dc				
Test 4						
2N6277		V_{CE} = 120 V dc; I_C = 110 mA dc				
Safe operating area (switching)	3053	Load condition C, (unclamped inductive load) (see figure 4) T_C = + 25°C; R_s = 0.1 Ω; duty cycle ≤ 10 percent; $t_r = t_f \leq 500$ ns				
Test 1		t_p approximately 5 ms (vary to obtain I_C); R_{BB1} = 2 Ω; R_{BB2} = ∞; I_C = 40 A dc; V_{BB1} =12 V dc; V_{BB2} = 0 V; V_{CC} = 50 V dc; L = 100 µH; (4 each Miller type 7827 in parallel, 40 A), 0.04 Ω, or equivalent				
Test 2		t_p approximately 5 ms (vary to obtain I_C); R_{BB1} = 120 Ω; R_{BB2} = ∞; I_C = 850 mA dc; V_{BB1} =12 V dc; V_{BB2} = 0 V; V_{CC} = 50 V dc; L = 100 mH , 0.713 Ω, or equivalent				

See footnotes at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:39Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limit	Limit	Unit
	Method	Conditions		Min	Max	
Subgroup 5 - Continued						
Safe operating area (switching)	3053	Clamped inductive load T_A = + 25°C; duty cycle ≤ 5 percent; t_p approximately 1.5 ms (vary to obtain I_C) V_{CC} =50 V dc; I_C = 50 A dc; V_{BB1} =12 V dc; V_{BB2} = 1.5 V; R_{BB1} = 2 Ω; R_{BB2} = 100 Ω; R_s ≤ 0.1 Ω; L = 370 µH (Miller 7827 or equivalent) (see figure 6)				
2N6274		Clamp voltage = 100 V dc				
2N6277		Clamp voltage = 150 V dc				
Electrical measurements		See table I, subgroup 2 herein				
Subgroups 6 and 7						
Not applicable						

1/ For sampling plan, see MIL-PRF-19500.
2/ This test required for the following end-point measurements only:
Group B, subgroups 2 and 3 (JAN, JANTX, and JANTXV).
Group C, subgroups 2 and 6.
Group E, subgroup 1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:39Z
Check the source to verify that this is the current version before use.

TABLE II. Groups B, C and E delta measurements. 1/ 2/ 3/


Steps	Inspection	MIL-STD-750		Symbol	Limits	Limits	Unit
		Method	Conditions		Min	Max	
1.	Collector to emitter voltage (saturated)	3071	I_C = 20 A dc; I_B = 2 A dc, pulsed (see 4.5.1)	$\Delta V_{CE(sat)1}$	±50 mV change from previously measured value.		

1/ The delta measurements for table E-VIB (JANTX and JANTXV) of MIL-PRF-19500 are subgroup 6, see table II herein, step 1.
2/ The delta measurements for table E-VII of MIL-PRF-19500 are subgroup 6, see table II herein, step 1.
3/ The delta measurements for table E-XI of MIL-PRF-19500 are subgroups 1 and 2, see table II herein, step 1.


TABLE III. Group E inspection (all quality levels) for qualification and re-qualification only.

Inspection	MIL-STD-750		Sample plan
	Method	Conditions	
Subgroup 1			45 devices, c = 0
Temperature cycling	1051	500 cycles minimum.	
Hermetic seal	1071	Fine and gross leak.	
Electrical measurements		See table I, subgroup 2 and table II herein.	
Subgroup 2			45 devices, c = 0
Blocking life	1048	Test temperature = +125°C; V_{CB} = 80 percent of rated; T = 1,000 hours.	
Electrical measurements		See table I, subgroup 2 and table II herein.	
Subgroup 4			Sample size N/A
Thermal impedance curves		See MIL-PRF-19500.	
Subgroup 8			45 devices, c = 0
Reverse stability	1033	Condition B.	

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:39Z
Check the source to verify that this is the current version before use.



TURN-ON (t_{on}) TIME TEST CIRCUIT



TURN-OFF (t_{off}) TIME TEST CIRCUIT

FIGURE 2. Switching time test circuits.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:39Z
Check the source to verify that this is the current version before use.




FIGURE 3. Maximum safe operating graph (continuous dc).

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:39Z
Check the source to verify that this is the current version before use.





FIGURE 4. Safe operating area for switching between saturation and cutoff (unclamped inductive load).

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:39Z
Check the source to verify that this is the current version before use.




NOTES:

1. This is the true inverse of the worst case thermal resistance value. All devices are capable of operating at ≤ T_J specified on this curve. Any parallel line to this curve will intersect the appropriate power for the desired maximum T_J allowed.
2. Derate design curve constrained by the maximum junction temperatures and power rating specified. (See 1.3 herein.)
3. Derate design curve chosen at T_J ≤ +150°C, where the maximum temperature of electrical test is performed.
4. Derate design curve chosen at T_J ≤ +125°C and +110°C to show power rating where most users want to limit T_J in their application.

FIGURE 5. Derating curve for 2N6274 and 2N6277.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:39Z
Check the source to verify that this is the current version before use.



PROCEDURE:

1. With switch S1 closed, set the specified test conditions.
2. Open S1. Device fails if clamp voltage not reached and maintained until the current returns to zero.
3. Perform specified endpoint tests.

NOTES:

1. Either a clamping circuit or clamping diode may be used.
2. The coil used shall provide a minimum inductance of 370 µH at 50 A with a maximum dc resistance of 0.15 Ω. For reference only: Miller type 7827; or equivalent.
3. $R_S \leq .1$ Ω, 12 W, 1 percent tolerance maximum, (noninductive).

FIGURE 6 Clamped inductive sweep test circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:39Z
Check the source to verify that this is the current version before use.

5. PACKAGING

5.1 Packaging. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful but is not mandatory. The notes specified in MIL-PRF-19500 are applicable to this specification.)

6.1 Intended use. Semiconductors conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Acquisition requirements. Acquisition documents should specify the following:

a. Title, number, and date of this specification.


b. Packaging requirements (see 5.1).

c. Lead finish (see 3.4.1).

d. The complete PIN, see 1.5 and 6.4.

6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QPDSIS-19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DLA Weapons Support, ATTN: VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail vqe.chief@dla.mil. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at https://qpldocs.dla.mil .

6.4 PIN construction example. The PINs for encapsulated devices are constructed using the following form.



Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:39Z
Check the source to verify that this is the current version before use.

6.5 List of PINs. The following is a list of possible PINs for encapsulated devices available on this specification sheet.

PINs for devices of the base quality level	PINs for devices of the "TX" quality level	PINs for devices of the "TXV" quality level
JAN2N6274	JANTX2N6274	JANTXV2N6274
JAN2N6277	JANTX2N6277	JANTXV2N6277

6.6 Request for new types and configurations. Requests for new device types or configurations for inclusions in this specification sheet should be submitted to: DLA Weapons Support, ATTN: VAC, Post Office Box 3990, Columbus, OH 43218-3990 or by electronic mail at Semiconductor@dla.mil .

6.7 Amendment notations. The margins of this specification are marked with asterisks to indicate modifications generated by this amendment. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations.

CONCLUDING MATERIAL

Custodians:
Army − CR
Navy − SH
Air Force − 85
NASA − NA
DLA − CC

Preparing activity:
DLA − CC

(Project 5961−2026−064)

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at https://assist.dla.mil/.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T02:39Z
Check the source to verify that this is the current version before use.