INCH-POUND

MIL-M-28787/141B
AMENDMENT 2
16 December 1992
SUPERSEDING
AMENDMENT 1
28 August 1985

MILITARY SPECIFICATION

MODULES, STANDARD ELECTRONIC

MEMORY, RANDOM ACCESS, DIGITAL, KEY CODE GYB

This amendment forms a part of Military Specification MIL-M-28787/141B(EC), dated 23 August 1983, and is approved for use by all Departments and Agencies of the Department of Defense.

PAGE 4

* TABLE I, Test conditions C1-C16, Test type column: Delete "X" and substitute "S".

* TABLE I, Test conditions D2-D20, Parameter column: Delete "inused" and substitute "unused".

* TABLE I, Test conditions D2-D20, Test type column: Delete "X" and substitute "S".

* TABLE I, Test conditions K1-K4, Test type column: Delete "X" and substitute "S".

PAGE 8

* 4.4.2: Delete and substitute the following:

"4.4.2 Order of testing. Test conditions A through Y shall be performed in any order with the following exceptions. Test conditions A through D and K1-K4 are stress tests and shall be performed only at 25 ± 5°C. If test conditions A through D and K1-K4 are part of a sequence of tests, the order of testing shall be as follows: A through D and K1-K4 where applicable, followed by the remaining tests in the sequence."

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T16:16Z
Check the source to verify that this is the current version before use.

* 4.5.1: Delete and substitute the following:

"4.5.1 Operating temperature tests. The operating temperature tests shall be conducted in accordance with MIL-M-28787. Before starting these tests, test conditions A through Y in table I shall be performed in the order specified in 4.4.2 using the initial limits at 25°C ambient. When electrical testing is called for at the end of each temperature stabilization period, test conditions E through J, and K5-K12 through X shall be performed in the order specified in 4.4.2 using the initial limits for the applicable operating temperature. At all other times during the operating temperature tests, the module shall be operated in the test circuit shown on figure 3."

* 4.5.3: Delete and substitute the following:

"4.5.3 Life test. The life test shall be conducted in accordance with MIL-M-28787. The module shall be operated as shown on figure 3. Following the life test and while still at the maximum class temperature, electrical tests E through J, and K5-K12 through X shall be performed in the order specified in 4.4.2 using the operating temperature end-of-life requirements in table I. Following the return of the module to 25 ± 5°C, electrical tests E through J, and K5-K12 through X shall be performed in the order specified in 4.4.2 using the 25 ± 5°C ambient end-of-life requirements in table I."

PAGE 9

6.4, Input capacitance, D0-D3, data: Delete "15 pF maximum" and substitute "17 pF maximum".

6.4, $\overline{WE}$, write enable: Delete "45 pF maximum" and substitute "50 pF maximum".

PAGE 44

TABLE XV, footnote 3/: Delete and substitute the following:

"3/ A program that fulfills the walking-zero test pattern would be as follows:

(a) Write "highs" in all memory address locations.
(b) Read "highs" in all memory address locations.
(c) Write a "low" in memory output "Q0" at address location "0".
(d) Read "high" in all other memory bit locations.
(e) Read a "low" in memory output "Q0" at address location "0".
(f) Write a "high" in memory output "Q0" at address location "0".
(g) Write a "low" in memory output "Q1" at address location "0".
(h) Read a "high" in all other memory bit locations.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T16:16Z
Check the source to verify that this is the current version before use.

(i) Read a "low" in memory output "Q1" at address location "0".
(j) Write a "high" in memory output "Q1" at address location "0".
(k) Write a "low" in memory output "Q2" at address location "0".
(l) Read a "high" in all other memory bit locations.
(m) Read a "low" in memory output "Q2" at address location "0".
(n) Write a "high" in memory output "Q2" at address location "0".
(o) Write a "low" in memory output "Q3" at address location "0".
(p) Read a "high" in all other memory bit locations.
(q) Read a "low" in memory output "Q3" at address location "0".
(r) Write a "high" in memory output "Q3" at address location "0".
(s) Write a "low" in memory output "Q0" at address location "1".
(t) Read a "high" in all other memory bit locations.
(u) Continue the pattern until a "low" has been walked through every memory bit location."

NOTE: The margins of this amendment are marked with an asterisk or vertical lines to indicate where changes (additions, modifications, corrections, deletions) from the previous amendment were made. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous amendment.

Custodians:
Army - ER
Navy - SH
Air Force - 85

Review activities:
Army - AT
Navy - AS, MC
Air Force - 13, 19
DLA - ES

Preparing activity:
Navy - NW

(Project 5963-0144)

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T16:16Z
Check the source to verify that this is the current version before use.