INCH-POUND

MIL-C-48481C(AR)

30 May 1995

(see 6.4)

MILITARY SPECIFICATION

CIRCUIT CARD ASSEMBLY - FTS INPUT SIMULATER AND DL TEST

This specification is approved for use by the US Army Armament, Research, Development and Engineering Center (ARDEC) and is available for use by all Departments and Agencies of the Department of Defense.

1. SCOPE

1.1 Scope. This specification establishes the requirements and quality assurance provisions for the Circuit Card Assembly FTS Input Simulater and DL Test, 11732520 (See 6.1).

2. APPLICABLE DOCUMENTS

2.1 Government documents.

2.1.1 Specifications, standards, and handbooks. The following specifications, standards, and handbooks form a part of this document to extent specified herein. Unless otherwise specified, this issue of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DODISS) and supplement thereto, cited in the solicitation (see 6.2).

SPECIFICATIONS

MILITARY

MIL-F-13926 - Fire Control Materiel, General Specifications Governing the Manufacture and Inspection of

MIL-I-45607 - Inspection Equipment; Acquisition, Maintenance, and Disposition of

Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use to improving this document should be addressed to: Commander, U.S. Army ARDEC, ATTN: AMSTA-AR-EDE-S, Picatinny Arsenal, New Jersey 07806-5000 by using the Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter.

AMSC N/A FSC 1240

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

STANDARDS

MILITARY

MIL-STD-100	- Engineering Drawing Practices
MIL-STD-454	- Standard General Requirements for Electronic Equipment
MIL-STD-810	- Environmental Test Methods
MIL-STD-2000	- Standard Requirements for Soldered Electrical and Electronic Assemblies
MIL-STD-2073-1	- Procedures for Development and Application of Packaging Requirements

(Unless otherwise indicated, copies of federal and military specifications, standards, and handbooks are available from: DODSSP - Customer Service, Standardization Documents Order Desk, 700 Robbins Avenue, Bldg 4D, Philadelphia, PA 19111-5094.)

2.1.2 Other Government documents, drawings, and publications. The following other Government documents, drawings, and publications form a part of this document to the extent specified herein. Unless otherwise specified, the issues are those cited in the solicitation.

U.S. Army Armament Research Development and Engineering Center (ARDEC)

DRAWINGS

11732520	- Circuit Card Assembly - FTS Input Simulater and DL Test

(Copies of Government drawings required by contractors in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the test of this document and the references cited herein (except for related associated detail specifications, specification sheets, or MS standards), the test of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained, (See control provisions for additional precedence criteria).

3. REQUIREMENTS

3.1 Fabrication. The FTS Input Simulater and DL Test circuit card assembly, herein referred to as the assembly, shall be manufactured in accordance with Drawing 11732520 and drawings pertaining thereto and, when assembled, shall meet the requirements of this specification (see 4.5.1).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

3.1.1 Function. The assembly shall provide the following functions:

a. Simulate input signals sent to the computer in the system configuration.
b. Provide circuitry to illuminate incorrect setup and Test in Progress indicators in the Field Test Set panel.

3.1.2 General specifications. (see 4.6.3)

3.1.2.1 Manufacture and inspection. The following provisions of MIL-F-13926 apply:

a. Dimensions and tolerances
b. Effect of protective coating on dimensions (Inorganic type coating)
c. Part identification and marking
d. Workmanship (Including applicable portions of MIL-STD-2000 and MIL-STD-454, Requirement 9)

3.1.2.2 Standards of manufacture.

3.1.2.2.1 Assembly and soldering. The requirements of MIL-STD-2000 shall apply, as a minimum.

3.1.2.2.2 Interchangeability. The assembly shall be manufactured in accordance with interchangeability requirements as specified in MIL-STD-100.

3.1.3 Ambient conditions. Standard ambient conditions shall be as follows:

a.	Temperature	73° ± 18°F
b.	Relative Humidity	50 percent ± 30 percent
c.	Atmospheric pressure	28.5 + 2.0 -3.0 in. Hg.

3.2 First Article. When specified in the contract or purchase order (see 6.2), the contractor shall furnish sample units for first article inspection and approval (see 4.4).

3.3 Performance. Unless otherwise specified, the assembly shall meet the performance requirements specified herein under standard ambient conditions of 3.1.3.

3.3.1 Lamp and phase test logic. With the power sources (items 2.1 and 2.4 of Table I) the loads (item 1.1 and 1.2 of Table I) and the interconnections (item 4.1 of Table I) applied to the assembly; and with each of Table II item's input conditions established in any item order, the corresponding ordered output conditions shall be as specified herein (see 4.6.1.1).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

TABLE I. Loads, power, signals, and interconnections.

Item	Conditions	Characteristics	Connections
1.0	Loads		Connected between the following pins:
1.1	Lamp	24V lamp in series with 24V dc (Item 2.1)	A16(-) and 24V dc (see Item 2.1)
1.2	Lamp	24V lamp in series with 24V dc (Item 2.1)	A17(-) and 24V dc (see Item 2.1)
1.3	Resistor	100 kilohms ±0.05%, 1/10 watt (w)	A8 and A3
1.4	Resistor	100K ohm ± 1%, 1/10w	B5 and A3
1.5	Resistor	100K ohm ± 1%, 1/10w	B7 and A3
1.6	Resistor	100K ohm ± 1%, 1/10w	A5 and A3
1.7	Resistor	100K ohm ± 1%, 1/10w	B20 and A3
1.8	Resistor	100K ohm ± 1%, 1/10w	A20 and A3
1.9	Resistor	100K ohm ± 1%, 1/10w	A24 and A3
1.10	Resistor	200K ohm ± 1%, 1/10w	A22 and A3
1.11	Resistor	50K ohm ± 1%, 1/10w	A19 and A3
1.12	Resistor	73.4K ohm ± 1%, 1/10w	B26 and A3
1.13	Resistor	1000.1K ohm ± 1%, 1/8w	B3 and A3
1.14	Resistor	20K ohm ± 1%, 1/10w	B25 and A3
1.15	Resistor	247K ohm ± 1%, 1/10w	B19 and A3
1.16	Resistor	70K ohm ± 1%, 1/10w	B2 and A3
1.17	Resistor	30.9K ohm ± 1%, 1/10w	B23 and A3
2.0	Power sources		Applied between pin(s):
2.1	24V dc	Tolerance: ±2V dc Ripple 0.200V peak-to peak (p-p) max Current: 500 ma min	A15(-) and load lamps, Items 1.1 and 1.2(+)
2.2	15V dc	Tolerance: ±0.030V dc Ripple 20mV p-p max Current: 500ma min	A1(+) and A3(-)
2.3	10V dc	Tolerance: ±0.010V dc Ripple 20mV p-p max Current: 500 ma min	A7(+) and A3(-)
2.4	5.25V dc	Tolerance: ±0.150V dc Ripple 20mV p-p max Current: 500 ma min	A30(+) and A13(-)

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

TABLE I. Loads, power, signals and interconnections. - Continued

Item	Conditions	Characteristics	Connections
2.5	-10V dc	Tolerance: ±0.010V dc Ripple 20mV p-p max Current: 500 ma min	A10(-) and A3(+)
2.6	-15V dc	Tolerance: ±0.030V dc Ripple 20mV p-p max Current: 500 ma min	A4(-) and A3(+)
3.0	Signal sources		
3.1	15V dc	Tolerance: ±0.150V dc Ripple 20mV p-p max Current: 500 ma	Applied as specified with return to A3(-)
3.2	5V dc	Tolerance: ±0.5V dc Ripple 0.020V p-p max Current: 500 ma	Applied as specified with return to A13, B13(-)
3.3	-15V dc	Tolerance: ±0.150V dc Ripple 20mV p-p max Current: 500 ma	Applied as specified with return to A3(+)
3.4	5.000V rms 400 Hz	Tolerances: ±0.005V rms; ± 1 Hz Phase: 1	Applied as specified between A2 and A3
3.5	5.000V rms	Tolerances: ±0.005V rms; ± 1 Hz Phase: 2 (180° out of phase with phase 1 in Item 3.4)	Applied as specified between A2 and A3
3.6	Selectable: 1.500 to 5.000V rms, 400 Hz	Tolerances: ±0.005V rms; ± 1 Hz Phase: 1	Applied as specified between A26 and A3
3.7	Selectable: 0 to 5.000V rms 400 Hz	Tolerance: as specified, ± 1 Hz Phase: 2	Applied as specified between A27 and A3
3.8	2.000V rms, 400 Hz	Tolerances: ±0.003V rms: ±Hz Phase: 1	Applied as specified between B10 and A3
3.9	±15V, 400 Hz (MR1)	Square wave Tolerance: ±0.50V; ±1 Hz Phase: 1	Applied to pin P1-B6 with return to pin P1-A3

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

TABLE I. Loads, power, signals and interconnections. - Continued

Item	Conditions	Characteristics	Connections
3.10	±15V, 400 Hz (MR2)	Square wave Tolerance: ±0.50V; ± 1 Hz; Phase: 2 (180° cut-of-phase with phase 1 in item 3.9)	Applied to pin P1-B30 with return to P1-A3
4.0	Interconnections		
4.1			A3, A13, B13, and A15

TABLE II. Lamp and phase test logic.

	Input Conditions at Pins 1/							Output Conditions				
								Lamp 2/		Pins 3/		
Item	B17	B18	A18	B16	B15	B14	A14	A16	A17	A12	B12	A23
1	1	1	1	1	0	1	0	-	X	0	1	1
2	0	1	1	1	0	1	0	X	-	1	0	0
3	1	0	1	1	0	1	N/A4/	X	-	1	0	N/A
4	1	1	0	1	0	1	1	X	-	1	0	0
5	N/A	N/A	0	0	0	1	N/A	-	X	0	1	N/A
6	N/A	N/A	N/A	0	1	0	N/A	N/A	-	1	0	N/A

1/ 1 = 5.0 ± 0.5V dc (Item 3.2 of Table I); 0 = 0.0 ± 0.5V dc, interconnected with pins A13, B13

2/ X = illuminated; - = not illuminated

3/ 1 = 5.0 +0.5/-2.6V dc; 0 = 0.0 ± 0.5V dc

4/ N/A = not applicable condition

3.3.2 D_L comparator logic. With the power forms (items 2.2 through 2.6 of Table I), and with input signals (items 3.7, 3.9 and

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

3.10 of Table I) and the interconnections (item 4.1 of Table I) applied to the assembly, and with the input signal voltage (item 3.7 of Table I) adjusted to nominal voltage and with other input conditions applied as specified in Table III in any item number order, the following shall occur when conditions are applied in the sequence below (see 4.6.1.2).

a. With an increase in the signal input voltage (item 3.7 of Table I) from nominal voltage, the output voltage at pin B11 shall switch from logic level zero, 0.0 ± 0.5V dc, to logic level one, 5.0+ 0.50/-2.60V dc. The input voltage shall fall within the outward bound upper limit range as specified in Table III.

b. With a decrease in the signal input voltage (item 3.7 of Table I) from the outward bound upper limit, the output voltage at pin B11 shall switch from logic level one, 5.0 + 0.50/-2.60V dc, to logic level zero, 0.0 ± 0.50V dc. The input voltage shall fall within the inward bound upper limit range as specified in Table III.

c. With a decrease in the signal input voltage (item 3.7 of Table I) from the inward bound upper limit, the output voltage at pin B11 shall switch from logic level zero, 0.0 ± 0.50V dc, to logic level one, 5.0 + 0.50/-2.60V dc. The input voltage shall fall within the outward bound lower limit range as specified in Table III.

d. With an increase in the signal input voltage (item 3.7 of Table I) from the outward bound lower limit, the output voltage at pin B11 shall switch from logic level one, 5.0 + 0.50/-2.60V dc, to logic level zero, 0.0 ± 0.5V dc. The input voltage shall fall within the inward bound lower limit range as specified in Table III.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

TABLE III. D_T comparator logic input conditions.

Item	Input Conditions at Pins						Input Condition at Pin A27 2/				
							V rms phase 2				
	B10	B27	A9	A28	B28	A29	Nominal	Lower Limit		Upper Limit	
	V rms 1/	V dc 3/	V dc 3/	V dc 3/	V dc 3/	V dc 3/		Outward Bound	Inward Bound	Inward Bound	Outward Bound
1	2.000 ±0.005	GND	GND	-15	-15	-15	0.445 ±0.005	0.368 to 0.390	0.378 to 0.399	0.494 to 0.514	0.504 to 0.526
2	2.000 ±0.005	GND	-15	-15	-15	-15	0.475 ±0.005	0.398 to 0.420	0.408 to 0.429	0.523 to 0.544	0.533 to 0.556
3	2.000 ±0.005	-15	-15	GND	-15	-15	0.937 ±0.005	0.859 to 0.884	0.869 to 0.893	0.984 to 1.008	0.994 to 1.019
4	2.000 ±0.005	-15	-15	-15	GND	-15	2.335 ±0.005	2.252 to 2.286	2.263 to 2.295	2.378 to 2.410	2.388 to 2.421
5	2.000 ±0.005	-15	-15	-15	-15	GND	0.423 ±0.005	0.482 to 0.504	0.472 to 0.492	0.357 to 0.377	0.346 to 0.368

1/ Table I, Item 3.8 signal
2/ Table I, Item 3.7 signal
3/ GND = 0.0 ± 0.5V dc
-15V dc = -15.000 ± 0.150V dc power, Item 3.3 of Table I

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

3.3.3 Computer input simulate circuitry. With the loads (items 1.3 through 1.17 of Table I), power sources (items 2.2, 2.3, 2.5, and 2.6 of Table I), interconnection (item 4.1 of Table I), and input signals (items 3.4, 3.5, and 3.6 of Table I) applied to the assembly; and: (see 4.6.1.3)

a. With the input signal (item 3.6 of Table I) adjusted to 2.737V rms, and with the power sources (items 3.1 and 3.3 of Table I) applied to pin B8 and B1 respectively, the output voltages shall be as specified in Table IV.

b. With the input signal (item 3.6 of Table I) adjusted to 2.585V rms, and with the power sources (items 3.1 and 3.3 of Table I) transferred from pins B8 and B1 to pins B22 and A25 respectively, the output voltages shall be as specified in Table V.

c. With the input signal (item 3.6 of Table I) adjusted to 2.877V rms, and with the power sources (items 3.1 and 3.3 of Table I) transferred from pins B22 and A25 to pins B24 and A21 respectively, the output voltages shall be as specified in Table VI.

d. With the input signal (item 3.6 of Table I) adjusted to 2.737V rms, and with the power sources (items 3.1 and 3.3 of Table I) transferred from pins B24 and A21 to pins A6 and B4 respectively, the output voltages shall be as specified in Table VII.

e. With the input signal (item 3.6 of Table I) adjusted to 2.737V rms, and the power sources (items 3.1 and 3.3 of Table I) transferred from pins A6 and B4 to pins B9 and A11 respectively, the output voltages shall be as specified in Table VIII.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

TABLE IV. Phase 1 outputs.

ITEM	OUTPUT PINS	OUTPUT VOLTAGES 1/
1	B3	1.942 ± 0.006V rms, Phase 1
2	A8	0.000 ± 0.018V rms
3	B5	0.000 ± 0.018V rms
4	B7	0.000 ± 0.018V rms
5	A5	0.000 ± 0.015V dc
6	B20	0.000 ± 0.018V rms
7	A20	0.000 ± 0.018V rms
8	A24	0.000 ± 0.018V rms
9	A22	0.000 ± 0.018V rms
10	A19	0.000 ± 0.015V dc
11	B26	0.000 ± 0.015V dc
12	B25	0.000 ± 0.018V rms
13	B19	0.000 ± 0.018V rms
14	B2	0.000 ± 0.015V dc
15	B23	0.000 ± 0.015V dc

1/ Referenced to pin A3.

TABLE V. Phase 2 outputs.

ITEM	OUTPUT PINS	OUTPUT VOLTAGES 1/
1	B3	1.835 ± 0.006V rms, Phase 1
2	A8	1.666 ± 0.024V rms, Phase 1
3	B5	1.530 ± 0.023V rms, Phase 2
4	B7	0.740 ± 0.013V rms, Phase 2
5	A5	-6.991 ± 0.148V dc
6	B20	1.963 ± 0.013V rms, Phase 1
7	A20	1.941 ± 0.013V rms, Phase 1
8	A24	0.534 ± 0.008V rms, Phase 1
9	A22	1.531 ± 0.016V rms, Phase 1
10	A19	4.742 ± 0.018V dc
11	B26	0.118 ± 0.003V dc
12	B25	0.000 ± 0.018V dc
13	B19	0.856 ± 0.013V rms, Phase 1
14	B2	5.316 ± 0.011V dc
15	B23	0.000 ± 0.015V dc

1/ Referenced to pin A3

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

TABLE VI. Phase 3 outputs.

ITEM	OUTPUT PINS	OUTPUT VOLTAGES 1/
1	B3	2.048 ± 0.005V rms, Phase 1
2	A8	1.666 ± 0.024V rms, Phase 2
3	B5	1.530 ± 0.023V rms, Phase 2
4	B7	0.740 ± 0.013V rms, Phase 2
5	A5	0.000 ± 0.015V dc
6	B20	3.335 ± 0.026V rms, Phase 1
7	A20	0.000 ± 0.018V rms
8	A24	0.000 ± 0.018V rms
9	A22	0.000 ± 0.018V rms
10	A19	4.742 ± 0.018V dc
11	B26	0.000 ± 0.015V dc
12	B25	0.000 ± 0.018V rms
13	B19	0.000 ± 0.018V rms
14	B2	5.316 ± 0.011V dc
15	B23	0.000 ± 0.015V dc

1/ Referenced to pin A3.

TABLE VII. Phase 4 outputs.

ITEM	OUTPUT PINS	OUTPUT VOLTAGES 1/
1	B3	1.942 ± 0.005V rms, Phase 1
2	A8	0.000 ± 0.018V rms
3	B5	0.000 ± 0.018V rms
4	B7	0.000 ± 0.018V rms
5	A5	0.000 ± 0.015V dc
6	B20	0.000 ± 0.018V rms
7	A20	0.000 ± 0.018V rms
8	A24	0.000 ± 0.018V rms
9	A22	0.000 ± 0.018V rms
10	A19	4.742 ± 0.018V dc
11	B26	0.118 ± 0.002V dc
12	B25	0.000 ± 0.018V rms
13	B19	0.000 ± 0.018V rms
14	B2	5.316 ± 0.011V dc
15	B23	0.000 ± 0.015V dc

1/ Referenced to pin A3.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

specified in Table VI

TABLE VIII. Phase 5 outputs.

ITEM	OUTPUT PINS	OUTPUT VOLTAGES 1/
1	B3	1.942 ± 0.005V rms, Phase 1
2	A8	0.000 ± 0.018V rms
3	B5	0.000 ± 0.018V rms
4	B7	0.000 ± 0.018V rms
5	A5	0.000 ± 0.015V dc
6	B20	0.000 ± 0.018V rms
7	A20	0.000 ± 0.018V rms
8	A24	0.000 ± 0.018V rms
9	A22	0.000 ± 0.018V rms
10	A19	4.742 ± 0.018V dc
11	B26	0.000 ± 0.015V dc
12	B25	4.991 ± 0.005V rms, Phase 1
13	B19	0.000 ± 0.018V rms
14	B2	5.316 ± 0.011V dc
15	B23	8.324 ± 0.036V dc

1/ Referenced to pin A3.

3.4 Environmental.

3.4.1 Temperature. The assembly shall be capable of operating as specified herein over the operating temperature range of +40°F to 100°F and shall not be damaged when subjected to the storage conditions ranging from -65°F to 160°F (see 4.6.2.1 and 4.6.2.2).

3.4.2 Vibration. The assembly shall be capable of operating as specified herein after withstanding exposure under the conditions of 3.1.3 to a sinusoidal vibration displacement of .03 inch double amplitude, 10 - 55 Hz in accordance with Figure 1. Duration of exposure shall be not less than 80 minutes in each of three mutually perpendicular axes (see 4.6.2.3).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.




FIGURE 1. Vibration Curve.

3.4.3 Shock. The assembly shall be capable of operating as specified herein after withstanding exposure under the conditions of 3.1.3 to half sine wave shock pulses of 40 ± 4 gravity units (g's) for a duration of 18 ± 3 milliseconds (msec) in accordance with Figure 2. The assembly shall withstand three shock pulses applied in both directions along three mutually perpendicular axes (18 shocks). In addition, the assembly shall be capable of withstanding three half sine wave shock pulses of 100.0 ± 10.0 g's for a duration of 1.5 ± 0.2 msec applied in each direction along three mutually perpendicular axes (see 4.6.2.4).




FIGURE 2. Shock Pulse.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

3.4.4 Temperature cycling. The assembly shall be capable of operating as specified herein after withstanding exposure to temperature cycling and soaking between the temperatures of -25°F and 140°F in accordance with Figure 3 (see 4.6.2.5).

4. QUALITY ASSURANCE PROVISIONS

4.1 Responsibility for inspection. Unless otherwise specified in the contract or purchase order, the contractor is responsible for the performance of all inspection requirements (examinations and tests) as specified herein. Except as otherwise specified in the contract or purchase order, the contractor may use his own or any other facilities suitable for the performance of the inspection requirements specified herein, unless disapproved by the Government. The Government reserves the right to perform any of the inspections set forth in this specification where such inspections are deemed necessary to ensure supplies and services conform to prescribed requirements.

4.1.1 Responsibility for compliance. All items shall meet all requirements of sections 3 and 5. The inspection set forth in this specification shall become a part of the contractor's overall inspection system or quality program. The absence of any inspection requirements in the specification shall not relieve the contractor of the responsibility of ensuring that all products or supplies submitted to the Government for acceptance comply with all requirements of the contract. Sampling inspection, as part of manufacturing operations, is an acceptable practice to ascertain conformance to requirements, however, this does not authorize submission of known defective material, either indicated or actual, nor does it commit the Government to accept defective material.

4.1.2 Inspection equipment. Unless otherwise specified in the contract, the contractor shall supply, maintain and calibrate inspection equipment in accordance with the provisions of MIL-I-45607 and standard commercial practice. Contractor inspection equipment designs shall be submitted for Government approval as specified in the contract (see 6.5).

4.2 Classification of inspections. The inspection requirements specified herein are classified as follows:

a. First article inspection (see 4.4).
b. Quality conformance inspection (see 4.5 and 6.8).

4.3 Inspection conditions. Unless otherwise specified, all inspections shall be performed in accordance with the quality assurance provisions of MIL-F-13926 and the conditions 3.1.3.

4.4 First Article. The requirements for first article approval and the designation of responsibility for first article

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.




FIGURE 3. Temperature Cycling.

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

inspection to either the Government or the contractor shall be specified in the contract (see 6.3).

4.4.1 Sample. The contractor shall submit a first article sample as designated by the Contracting Officer for evaluation in accordance with the provisions of 4.4.2. The first article sample shall consist of two assemblies.

4.4.2 Inspection. Two assemblies shall be subjected to all the inspections specified in Tables IX, X and XI. Tests 301 and 302 of Table XI shall be performed first.

TABLE IX. Performance tests.

Item	Characteristic	Requirements	Test Procedure
101	Lamp and phase test logic	3.3.1	4.6.1.1
102	D_L comparator logic	3.3.2	4.6.1.2
103	Computer input simulate circuitry	3.3.3	4.6.1.3

TABLE X. Environmental tests.

Item	Characteristics	Requirements	Test Procedure
201	High Temperature	3.4.1	4.6.2.1
202	Low Temperature	3.4.1	4.6.2.2
203	Vibration	3.4.2	4.6.2.3
204	Shock	3.4.3	4.6.2.4
205	Temperature Cycling	3.4.4	4.6.2.5

TABLE XI. General tests.

Item	Characteristic	Requirements	Test Procedure
301	Fabrication	3.1	Applicable drawings - Visual
302	General specifications	3.1.2	4.6.3 - Visual
303	Packaging inspection	5.1	4.6.4 - Visual

4.4.3 Failure. Failure of any assembly to meet any requirements shall be cause for refusal to grant first article approval. The Government reserves the right to terminate first article inspection upon any failure of any assembly to comply with

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

any stated requirement.

4.4.4 Responsibility. The contractor, whether or nor responsible, shall inspect the sample for conformance to all contractural requirements and shall submit a record of this inspection and certificates of conformance for materials. The Government reserves the right to witness inspections performed by the contractor.

4.5 Quality conformance inspection.

4.5.1 Procurement conditions. The following inspection plans shall apply where the assembly is procured for use as a:

	Use	Plan
a.	Logistics spare assembly apart from the next higher assembly.	A, B and C
b.	Component assembly of the next higher assembly.	B and C

4.5.2 Inspection plan A.

4.5.2.1 Environmental sample and tests. One assembly, as a control sample, shall be selected at random by the Government representative from each 50 assemblies produced or from each month's production, whichever occurs first. All the tests in Table X shall be applied separately to the assembly.

4.5.2.2 Acceptance. When the sample assembly of the quantity produced fails to meet any specified requirement, the lot shall be rejected. Rejected lots shall be resubmitted for reinspection only after all assemblies are re-examined or retested and all defective assemblies are removed or defects corrected.

4.5.3 Inspection plan B.

4.5.3.1 Sample and tests. The sample shall be selected by the Government representative. All the tests in Table XI and only the test of item 205 in Table X shall apply. The following sampling plan (except that the visual examination for completeness, improper assembly and evidence of poor workmanship per items 301 and 302 shall be performed 100%) shall be utilized:

100%, c=0 for lot sizes of 10 or less
n=10, c=0 for lot sizes of 11 to 150
n=32, c=0 for lot sizes greater than 150

where, n=sample size and c=0 requires zero defects during inspection for acceptance

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

4.5.3.2 Acceptance. Where any one assembly in the sample fails to meet any specified requirement, the lot shall be rejected. Rejected lots shall be resubmitted as above.

4.5.4 Inspection plan C.

4.5.4.1 Sample and tests. Each assembly in every lot shall be subjected to all tests in Table IX and shall be examined visually for completeness, improper assembly and evidence of poor workmanship per items 301 and 302 of Table XI. The conditions of 3.1.3 apply.

4.5.4.2 Acceptance. Where any one assembly fails to meet any specified requirement, the defective assembly shall be removed from the lot and resubmitted only after all defects have been corrected.

4.6 Methods of inspection.

4.6.1 Performance tests.

4.6.1.1 Lamp and phase test logic. Apply the power sources, interconnections and other input conditions of 3.3.1. Verify the logic output and lamp driving output conditions as specified in 3.3.1.

4.6.1.2 D_L comparator logic. Apply the power sources, interconnections and other input conditions of 3.3.2. Verify the output conditions as specified in 3.3.2.

4.6.1.3 Computer input simulate circuitry. Apply the power sources, interconnections and other input conditions of 3.3.3. Verify the output voltages as specified in 3.3.3.

4.6.2 Environmental tests.

4.6.2.1 High temperature. Subject the assembly to the high temperature test specified in MIL-STD-810, Method 501 except storage temperature shall be 160°F for 48 hours. At the conclusion of the storage temperature test, stabilize the assembly at 100°F and subject it to the performance tests of Table IX. After testing, return the assembly to room temperature and subject it to the performance tests of Table IX.

4.6.2.2 Low temperature. Subject the assembly to the low temperature test specified in MIL-STD-810, Method 502. Maintain the temperature at -65°F for a period of 12 hours minimum. At the conclusion of the storage temperature test, stabilize the assembly at 40°F and subject it to the performance tests of Table IX. After testing, return the assembly to room temperature and subject the assembly to the performance tests of Table IX.

4.6.2.3 Vibration. Vibration A as specified in 4.6.2.3.1 shall be conducted only for first article inspection. Vibration B

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

as specified in 4.6.2.3.2 shall be conducted only for quality conformance inspection.

4.6.2.3.1 Vibration A. Mount the assembly in a suitable vibration fixture and subject the assembly to the vibration test specified in MIL-STD-810, Method 514, General Procedures, and 3.4.2. The vibration amplitude shall have a tolerance of ±10%. The tolerance of the vibration frequency shall be ±2%, or ±1/2 Hz for frequencies below 25 Hz. Vibration sweeps shall be conducted with the duration of exposure not less than 80 minutes in each of three mutually perpendicular axes. At the conclusion of this test, subject the assembly to the performance tests of Table IX.

4.6.2.3.2 Vibration B. This test shall be conducted as in 4.6.2.3.1 except that the period of vibration shall be not less than 15 minutes in each axis.

4.6.2.4 Shock. Mount the assembly in a suitable shock fixture
and subject it to the functional shock test for ground equipment specified in MIL-STD-810, Method 516, for a total of three half sine wave shock pulses in both directions along three mutually perpendicular axes (18 shocks). Peak amplitude shall be 40 ± 4 g's with a time duration of 18 ± 3 msec in accordance with Figure 2. At the conclusion of this test, subject the assembly to the performance tests of Table IX. Repeat this test with peak amplitude of 100.0 ± 10.0 g's with a time duration of 1.5 ± 0.2 msec in accordance with Figure 2.

4.6.2.5 Temperature cycling. With power and loads of Table I applied, subject the assembly to the temperature profile specified in Figure 3. At the conclusion of this test, subject the assembly to the performance tests of Table IX.

4.6.3 General specifications. Verification shall be provided by examination, visually or through the use of standard measuring equipment, in accordance with 3.1.2.

4.6.4 Packaging inspection. The sampling and inspection of the preservation - packaging, packing and container marking shall be in accordance with MIL-STD-2073-1.

5. PACKAGING

5.1 Packaging , packing and marking. Packaging, packing and marking shall be in accordance with MIL-STD-2073-1. The level of protection shall be as specified in the procurement document (see 4.6.4 and 6.2d).

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

6.1 Intended use. The FTS input simulater and reference circuit card (A5) assembly is intended for use in the Field Test Set, 11733200, which is used in the field for test of all of the M21 Computer subsystem components.

6.2 Acquisition requirements. Acquisition documents must specify the following:

a. Title, number, and date of this specification.

b. Issue of DODISS to be cited in the solicitation, and if required, the specific issue of individual documents referenced (see 2.1).

c. Inspection provisions for first article (see 6.3).

d. Applicable levels of preservation, packaging, packing, and container marking (see 5.1 and 6.7)

6.3 First article. The contracting officer should provide specific guidance to offerors for the submission of a first article sample to be tested as specified in 4.4.2. The contracting officer should also include specific instructions in acquisition documents regarding arrangements for examinations, approval of first article test results, and disposition of first articles. Invitations for bids should provide that the Government reserves the right to waive the requirement for samples for first article inspection to those bidders offering a product which has been previously acquired or tested by the Government, and that bidders offering such products, who wish to rely on such production or test, must furnish evidence with the bid that prior Government approval is presently appropriate for the pending contract. Bidders should not submit alternate bids unless specifically requested to do so in the solicitation.

6.4 Supersession. Previous revisions of MIL-C-48481(AR) were for the U.S. Army Armament, Research, Development and Engineering Center's internal use only, and were not forwarded to the Naval Publications and Form Center for publication.

6.5 Submission of contractor inspection equipment designs for approval. Submit copies of designs as required to: Commander, U.S. Army ARDEC, Attn: AMSTA-AR-QAC-F, Picatinny Arsenal, NJ 07806-5000. This address will be specified on the Contract Data Requirements List, DD Form 1423 in the contract.

6.6 Drawings. Drawings listed in Section 2 of this

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

specification under the heading U.S. Army Armament, Research, Development and Engineering Center (ARDEC) may also include drawings prepared by, and identified as U.S. Army Armament, Research and Development Command (ARRADCOM), Frankford Arsenal, Rock Island Arsenal or Picatinny Arsenal. Technical data originally prepared by these activities is now under the cognizance of ARDEC.

6.7 Levels of packaging. The following definitions describe the three levels of packaging in accordance with MIL-STD-2073-1.

a. Level A - Adequate protection for indeterminate storage and worldwide distribution.

b. Level B - Adequate protection for known shipment conditions and storage conditions normally not exceeding one year.

c. Level C - Adequate protection for shipment to a known site for immediate use.

6.8 Alternative quality conformance provisions. Alternative quality conformance procedures, methods, or equivalent, such as statistical process control, tool control, other types of sampling procedures, etc., may be used by the contractor when they provide, as a minimum, the level of quality assurance required by the provisions specified herein. Prior to applying such alternative procedures, methods, or equivalent, the contractor shall describe them in a written proposal submitted to the Government for evaluation. When required, the contractor shall demonstrate that the effectiveness of each proposed alternative is equal to or better than the specified quality assurance provision(s) herein. In cases of dispute as to whether the contractor's proposed alternative(s) provides equivalent assurance, the provisions of this specification shall apply. All approved alternative provisions shall be specifically incorporated into the contractor's quality program or detailed inspection system, as applicable. Unless otherwise specified in the contract, proposed alternative quality conformance provisions will be submitted by the contractor for evaluation by the technical activity.

6.9 Subject term (key word) listing.

Computer, M21
Fire Control
Tank, M60A3

Custodian:
Army-AR

Preparing activity:
Army-AR

(Project 1240-0007)

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.

STANDARDIZATION DOCUMENT IMPROVEMENT PROPOSAL

INSTRUCTIONS

1. The preparing activity must complete blocks 1, 2, 3, and 8. In block 1, both the document number and revision letter should be given.
2. The submitter of this form must complete blocks 4, 5, 6, and 7.
3. The preparing activity must provide a reply within 30 days from receipt of the form.

NOTE: This form may not be used to request copies of documents, nor to request waivers, or clarification of requirements on current contracts. Comments submitted on this form do not constitute or imply authorization to waive any portion of the referenced document(s) or to amend contractual requirements.

I RECOMMEND A CHANGE:	1. DOCUMENT NUMBER	2. DOCUMENT DATE (YYMMDD)
	MIL-C-48481C (AR)	950530

3. DOCUMENT TITLE: CIRCUIT CARD ASSEMBLY - FTS INPUT SIMULATOR AND DL TEST

4. NATURE OF CHANGE (Identify paragraph number and include proposed rewrite, if possible. Attach extra sheets if needed.)

5. REASON FOR RECOMMENDATION

6. SUBMITTER

a. NAME (Last, First, Middle Initial)	b. ORGANIZATION
c. ADDRESS (Include Zip Code)	d. TELEPHONE (Include Area Code) (1) Commercial (2) AUTOVON (If applicable)
	e. DATE SUBMITTED (YYMMDD)

7. PREPARING ACTIVITY

a. NAME	b. TELEPHONE (Include Area Code)
U.S. ARMY ARDEC STANDARDIZATION OFFICE	(1) Commercial: 201-724-6629 (2) AUTOVON: DSN-880-6629
c. ADDRESS (Include Zip Code) ATTN: AMSTA-AR-EDE-S PICATINNY ARSENAL, NJ 07806-5000	IF YOU DO NOT RECEIVE A REPLY WITHIN 45 DAYS, CONTACT: Defense Quality and Standardization Office 5203 Leesburg Pike, Suite 1403, Falls Church, VA 22041-3466 Telephone (703) 756-2340 AUTOVON 289-2340

DD Form 1426, OCT 89 — *Previous editions are obsolete.* — 198/290

Source: https://assist.dla.mil -- Downloaded: 2026-10-26T03:56Z
Check the source to verify that this is the current version before use.