MIL-P-60213(MU)
4 March 1965
SUPERSEDING
FA(FC)-PD-102
28 April 1961

MILITARY SPECIFICATION

POWER CONTROL C: 10526593

1. SCOPE

1.1 This specification covers the Power Control C which consists of the Td/Wi Flip-Flop, the Td Delay, the Temperature Warning Inverter, the Keyboard Solenoid Switch Driver, the Mechanical Reader Solenoid Switch Driver, the Primary Power Rectifier, and the two phase Detector Rectifiers used for Field Artillery applications.

2. APPLICABLE DOCUMENTS

2.1 The following documents, of the issue in effect on date of invitation for bids or request for proposal, form a part of this specification to the extent specified herein.

SPECIFICATIONS

Military

MIL-F-13926	Fire Control Materiel, General Specification Governing the Manufacture and Inspection of
MIL-P-14232	Parts, Equipment and Tools for Ordnance Materiel: Packaging of
MIL-I-45607	Inspection Equipment, Supply and Maintenance of
MIL-C-46357	Computer, Gun Direction: M18; Manufacturing Processes and Inspection of

STANDARDS

Military

MIL-STD-105	Sampling Procedures and Tables for Inspection by Attributes
MIL-STD-109	Quality Assurance Terms and Definitions
MIL-STD-202	Test Methods for Electronic and Electrical Component Parts

DRAWINGS

U.S. Army Munitions Command

F10526593	Power Control C

PACKAGING DATA SHEET

M14002	Data Sheet, Master Packaging

FSC 1220

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.

(Copies of specifications, standards, drawings and packaging data sheets, required by the suppliers in connection with specific procurement functions should be obtained from the procuring activity or as directed by the contracting officer.)

3. REQUIREMENTS

3.1 Fabrication.- The power control shall be manufactured in accordance with Drawing F10526593 and drawings pertaining thereto.

3.2 General requirements.- The power control shall meet the following requirements of MIL-F-13926 and MIL-C-46357.

3.2.1 MIL-F-13926.

a. Order of precedence
b. Dimensions and tolerances
c. Inorganic protective surface finishes
d. Workmanship

3.2.2 MIL-C-46357.

a. Etched circuit assembly
b. Marking
c. Handling

3.3 Environmental service conditions.

3.3.1 Vibration.- The power control shall be subjected to a simple harmonic motion having an amplitude of 0.015 inch (0.030 inch total excursion). The frequency shall be varied uniformly from 10 to 55 cycles per second (cps) and return to 10 cycles. This cycle shall be traversed in 1 minute ± 15 seconds. The motion shall be applied to the power control for a period of 10 minutes in each direction of the 3 mutually perpendicular axes (total of 30 minutes), relative to its normal operational position. Subsequent to vibration, the power control shall not be damaged or adversely affected and shall meet the requirements of 3.4.

3.3.2 Shock.- The power control shall withstand 3 shock impulses in the vertical plane relative to its normal mounting position. The acceleration of the shock impulses shall be 5 gravity units (G's). Pulse duration of each impulse shall be 11 ± 1 milliseconds. Subsequent to shock the item shall not have been damaged or adversely affected and shall meet the requirements of 3.4.

3.3.3 Temperatures.

3.3.3.1 Operating.- The power control shall meet the requirements of 3.4.7 while exposed to temperatures of -40°F and +135°F.

3.3.3.2 Storage.- The power control shall meet the requirements of 3.4 at a temperature of between 60°F and 90°F after having been exposed to each temperature of -80°F and +160°F.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.

3.3.4 Humidity.

3.3.4.1 Operating.- The power control shall meet the requirements of 3.4.7 at a temperature of +135°F while exposed to an atmosphere with a relative humidity (RH) up to 97%.

3.3.4.2 Non-operating.- The power control shall meet the requirements of 3.4 after exposure to (and when thoroughly dried) an atmosphere with a RH of 100 percent including condensation, for a period of 4 hours.

3.3.5 Fungus resistance.- The power control shall show no evidence of damage and shall meet the requirements of 3.4, after being inoculated with the composite spore suspension specified in MIL-F-13926 and incubated at an ambient temperature of between 77°F and 84°F with a RH of 97 ± 2%.

3.3.6 Salt spray.- The power control shall show no evidence of physical damage and meet the requirements of 3.4 immediately after exposure to a fine spray of a 5% salt solution concentration. The solution shall have a specific gravity of from 1.0268 to 0.0413 and a pH between 6.5 and 7.2 at a temperature between 93° and 97°F.

3.4 Performance.- Unless otherwise specified the power control shall meet the performance requirements of this specification at standard ambient temperatures between 60° and 90°F and at a barometric pressure of 28 to 32 inches of mercury with a RH up to 90%.

3.4.1 Miscellaneous resistors.- The voltage drop of the resistors shown in Column A, Table I shall be as specified in Column B, Table I with +15 volts, direct current (Vdc) applied to each resistor thru a 12 thousand (K) ohm resistor.

TABLE I

Column A	Column B
R31	+1.4 ± 0.3
R38	+1.4 ± 0.3
R43	+5.8 ± 0.7
R44	+5.8 ± 0.7
R53-R60	+1.3 ± 0.3

*R53-R60 is part of a parallel resistive circuit in series with diode CR49. The +15 Vdc is used to forward bias CR49.

3.4.2 Miscellaneous diodes.

3.4.2.1 Forward voltage drop.- The forward voltage drop (V_f) across the diodes shown in Column A, Table II shall not exceed 0.8 Vdc when the forward current (I_f) is 1.5 ± 0.2 milliamperes (ma).

3.4.2.2 Leakage current.- The leakage current of the diodes shown in Column B, Table II shall be less than 1 microampere (ua) at 15 ± Vdc. The leakage current of the diodes shown in Column C, Table II shall be less than 1 ua with a forward voltage of -18 ± 2 Vdc.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.

TABLE II

A	B	C
CR40, CR39, CR41, CR42, CR43, CR44, CR50, CR34, CR30, CR35, CR31, CR36, CR32, CR37, CR33	CR40, CR39, CR41, CR42, CR43, CR44, CR50, CR49, CR35, CR31, CR37, CR33	CR34 CR30 CR36 CR32

3.4.3 Td/Wi flip-flop.

3.4.3.1 Diode forward voltage drop.- The forward voltage drop of the diodes (Part No. 10525848), shall not exceed 0.6 volts at 1.5 ± 0.2 ma. The forward voltage drop of the diodes (Part No. 10525850), shall not exceed 0.8 Vdc at 1.5 ± 0.2 ma.

3.4.3.2 Diode leakage current.- The leakage current of the diodes (Part No. 10525848), shall not exceed 20 ua at 15 ± 2 Vdc. The leakage current of the diodes (Part No. 10525850), shall not exceed 1 ua when back biased with 15 ± 2 volts.

3.4.3.3 Inputs.- The requirements of 3.4.3.4 and 3.4.3.5 shall apply with the following prevalent conditions:

(a) The following voltages shall apply to the specified pins:

(1) -18 Vdc to pin 4A
(2) -12 Vdc to pin 29A and 11B
(3) + 6 Vdc to pin 32A

(b) The dc returns of aforementioned voltage levels to pin 28B

(c) The following resistors connected to the specified pins:

(1) 3.24 K ohms, ± 1%, 1/2 w resistor from pin 11B to the -12 Vdc source
(2) 680 ohms, ± 5%, 1 w resistor from pin 17B to pin 29A and pin 31B to pin 29A

(d) Electrically connect pins 6B, 20B and 19A to 28B

3.4.3.4 Static performance.- The components of the Td/Wi flip-flop circuit shall possess the following characteristics:

(a) The collector-to-emitter voltage of the transistors shall be minus 0.3 Vdc maximum (max) in the saturated conditions.

(b) The collector-to-emitter voltage of the flip-flop transistors shall be minus 6.2 ± 1.5 Vdc in the OFF conditions.

(c) The transistors shall be cut-off with a 0.5 Vdc minimum (min), base-to-emitter voltage.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.

(d) The voltage dividing resistors shall possess resistance values within the tolerance limits specified on the electrical schematic.

(e) The leakage current of the initial turn-on coupling capacitor, 04, shall be 67 ua max.

3.4.3.5 Dynamic performance.

(a) The flip-flop shall switch, when a -6 ± 0.6 Vdc is momentarily applied to the appropriate 1 set or 0 set input and a -6 ± 0.6 Vdc source connected to the DU or DL inputs.

(b) The flip-flop shall switch from the 0 set to 1 set state, when a -6 ± 0.6 Vdc is applied to pin 20B.

3.4.4 Td delay.

3.4.4.1 Diode forward voltage drop.- The forward voltage drop of the diodes, Part No. 10525848, shall not exceed 0.6 Vdc at 1.5 ± 0.2 ma. The forward voltage drop of the diodes, Part No. 10525850, shall not exceed 0.8 Vdc at 1.5 ± 0.2 ma.

3.4.4.2 Selection of a resistor.- The resistance value for R19 shall be selected so that the Td delay will have a 20 ± 1.5 seconds delay.

3.4.4.3 Inputs.- The requirements of 3.4.4.4 shall apply with the following prevalent conditions:

(a) The following voltages shall apply to the specified pins:

(1) -12 Vdc to pin 29A
(2) + 6 Vdc to pin 32A
(3) +15 Vdc to pin 52B
(4) +35 Vdc to pin 34B

(b) The dc returns of the above voltage levels shall be connected to pin 28B.

(c) 18 K ohm resistor (Part No. 10526105) from pin 37B to 38B.

(e) Electrical connection from pin 19A to pin 28B.

3.4.4.4 Static performance.- The components of the Td delay circuit shall possess the following characteristics:

(a) The PNP transistors shall be cut-off with a +0.5 Vdc min. base-to-emitter voltage.

(b) The collector-to-emitter voltage of the PNP transistors shall be -0.3 Vdc max. in the saturated conditions.

(c) The collector-to-emitter voltage of the NPN transistors shall be +1.0 Vdc max. in the saturated conditions.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.

(d) The zener diodes shall possess a zener voltage of 6.2 ± 0.4 Vdc.

(e) The diode at the output of the emitter-follower shall be back biased 9 Vdc min. when the Td delay output is 11.8 ± 0.5 Vdc.

3.4.5 Temperature warning inverter.- With the conditions specified in paragraph 3.4.3.3(a) and (b) the following characteristics shall be exhibited:

(a) The collector-to-emitter voltage of the transistor Q12 shall be -0.3 Vdc min. in the saturated conditions.

(b) The transistor Q12 shall be cut-off with a 0.5 Vdc min. base-to-emitter voltage and an electrical connection from pin 44A to pin 28B.

3.4.6 Solenoid drivers.- The requirements of paragraph 3.4.6.1 thru 3.4.6.5 shall apply with the following conditions:

(a) The following voltages shall be applied to the specified pins:

(1) -18 Vdc to pin 57A
(2) - 3 Vdc to pin 51A
(3) +15 Vdc to pin 52B

(b) The dc returns of the above voltage levels shall be connected to pin 54B.

(c) The logic gate as shown in Figure 1 shall be connected to pin 50A or pin 52A.

(d) Input to the logic gate shall be electrically connected to pin 54B.

3.4.6.1 The switch transistors (Q1, Q6) shall each be cut-off with a +0.5 Vdc min. base-to-emitter voltage.

3.4.6.2 The zener diodes (CR13, CR18) shall each possess a zener voltage of +6.2 ± 0.4 Vdc.

3.4.6.3 The collector-to-emitter voltage of the amplifier transistors (Q3,Q7) shall each be -0.3 Vdc max. in the saturated condition.


3.4.6.4 With the condition of 3.4.6(d) removed the collector-to-emitter voltage of Q1 and Q6 shall each be -0.3 Vdc max. in the saturated condition.

3.4.6.5 With the condition of 3.4.6(d) removed Q3 and Q7 shall each be cut-off with a +0.5 Vdc min. base-to-emitter voltage.

3.4.7 Circuit outputs.

3.4.7.1 Td/Wi flip-flop and Td delay.- With the conditions specified in paragraphs 3.4.3.3, 3.4.4.3 and the selected resistor, R19, within the range of 2.2 K and 47 K ohms the Td/Wi flip-flop and Td delay circuits shall possess the following characteristics:

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.



LOGIC GATE

FIGURE 1

3.4.7.1.1 With the electrical connection between 19A and 28B removed the Td delay shall have a 20 ± 2 seconds delay.

3.4.7.1.2 Subsequent to the Td delay the Td/Wi flip-flop shall switch either to the 1 set or 0 set state, when a positive step voltage of 11.0 ± 0.8 V magnitude is applied at the appropriate input. The switching time shall be as follows:

(a) Voltages switching from -0.15 ± 0.15 Vdc to -11.0 ± 1.3 Vdc shall have a fall time of less than 10 microseconds (usec).

(b) Voltages switching from -11 ± 1.3 Vdc to -0.15 ± 0.15 Vdc shall have a rise time of 2 usec.

NOTE: Fall time shall be defined as that time duration during which the amplitude of the trailing edge is decreasing from 90 to 10% of the maximum amplitude. Rise time shall be defined as that time duration during which the amplitude of the leading edge is increasing from 10 to 90% of the maximum amplitude.

(c) The Td delay shall have a reset time of 3 seconds maximum.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.

3.4.7.2 Temperature warning inverter.

3.4.7.2.1 The temperature warning inverter switch transistor shall switch to the cut-off condition, with a fall time of less than 10 usec, when the input goes to zero volt (emitter connected to plate of the CR29 diode).

3.4.7.2.2 The temperature warning inverter switch transistor shall switch to the saturated condition, with a rise time of less than 2 usec, when the input goes more negative (emitter to plate of CR29 open).

3.4.7.3 Solenoid drivers.- The solenoid drivers shall meet requirements of 3.4.7.3.1 and 3.4.7.3.2 when the conditions of paragraphs 3.4.6(a) thru (d) are met.

3.4.7.3.1 Driver employing Transistors Q1 and Q3.- The emitter-to-collector voltage of Q3 shall switch from -18.0 ± 0.5 to -0.15 ± 0.15 Vdc, with a rise time of less than 2 usec, when the input of the logic gate is grounded. The emitter-to-collector voltage of Q3 shall switch from -0.15 ± 0.15 to -18.0 ± 0.5 Vdc, with a fall time of less than 10 usec, when the input of the logic gate is open (not grounded).

3.4.7.3.2 Driver employing Transistors Q6 and Q7.- The requirements of 3.4.7.3.1 shall be met by the solenoid driver utilizing Transistors Q6 and Q7, when the conditions specified therein are synonymous.

4. QUALITY ASSURANCE PROVISIONS

4.1 Responsibility for inspection.- Unless otherwise specified in the contract or purchase order, the supplier is responsible for the performance of all inspection requirements as specified herein. Except as otherwise specified, the supplier may utilize his own facilities or any commercial laboratory acceptable to the Government. The Government reserves the right to perform any of the inspections set forth in the specification where such inspections are deemed necessary to assure supplies and services conform to prescribed requirements.

4.1.1 General provisions.- The component inspection requirements of MIL-F-13926 form a part of the Quality Assurance Provisions of this specification. Definitions of inspection terms shall be as listed in MIL-STD-109.

4.2 Inspection provisions.

4.2.1 Submission of product.- Unless otherwise specified herein, or by the contracting officer, inspection lot size, lot formation and presentation of lots shall be in accordance with "Submission of Product" as specified in MIL-STD-105.

4.2.2 Examinations and tests.- Except where otherwise specified herein, components and sub-assemblies shall be inspected in accordance with the "Inspection provisions for components and sub-assemblies" and the Sampling Plan Tables contained in MIL-F-13926. Examinations and tests related to Section 3 herein shall be performed in accordance with Tables III, IV and V and the test methods and procedures in 4.5. Examinations and tests for packaging, packing and marking shall be in accordance with MIL-P-14232 and Section 5 herein.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.

4.2.3 Acceptance and rejection.- Rejected lots shall be screened for all defective characteristics. Removal or correction of defective units and re-submittance of rejected lots shall be in accordance with "Acceptance and Rejection" as specified in MIL-STD-105.

4.2.4 Functional tests.- The requirements and tests in Table III shall be inspected on a 100% basis. All examinations and tests shall be conducted at the standard ambient temperature (60° to 90°F).

TABLE III

(100 percent inspection)

	Characteristic	Requirement	Test Procedures
101.	Miscellaneous resistors	3.4.1	4.5.3
102.	Forward voltage drop (miscellaneous diodes)	3.4.2.1	4.5.4.1
103.	Leakage current (miscellaneous diodes)	3.4.2.2	4.5.4.2
104.	Diode forward voltage drop (Td/Wi flip-flop)	3.4.3.1	4.5.5.1
105.	Diode leakage current (Td/Wi flip-flop)	3.4.3.2	4.5.5.2
106.	Static performance (Td/Wi flip-flop)	3.4.3.4	4.5.6
107.	Dynamic performance (Td/Wi flip-flop)	3.4.3.5	4.5.7
108.	Diode forward voltage drop (Td delay)	3.4.4.1	4.5.8.1
109.	Static performance (Td delay)	3.4.4.4	4.5.9
110.	Temperature warning inverter	3.4.5	4.5.11
111.	Solenoid drivers	3.4.6.1 through 3.4.6.5	4.5.12
112.	Td/Wi flip-flop and Td delay	3.4.7.1.1, 3.4.7.1.2	4.5.13.1 through 4.5.13.4
113.	Temperature warning inverter	3.4.7.2.1, 3.4.7.2.2	4.5.14
114.	Solenoid drivers	3.4.7.3.1, 3.4.7.3.2	4.5.15

4.3.1 General.- One unit shall be selected at random by the Government representative as a control sample from each 100 produced. The control sample shall meet the requirements and tests in Table II.

TABLE IV

	CONTROL TEST	REQUIREMENTS	TEST PROCEDURES
301.	Fabrication	3.1	Applicable drawings - visual
302.	General specifications	3.2	MIL-F-13926 and MIL-C-46357 - visual

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.

4.3.2 Environmental.- Three units shall be selected, at random, by the Government representative as a control sample from each 50 produced or from each month's production, whichever occurs first. The control samples shall have met the requirements and tests in Table I and shall then meet the requirements and tests in Table III.

TABLE V

	CONTROL TEST	REQUIREMENTS	TEST PROCEDURES
303.	Vibration	3.3.1	4.5.1.1
304.	Shock	3.3.2	4.5.1.2
305.	Humidity-Operating	3.3.4.1, 3.4.7	4.5.1.3.2, 4.5.13 through 4.5.15
306.	Humidity-Non-operating	3.3.4.2	4.5.1.3.1
307.	Salt spray	3.3.6	4.5.1.4
308.	Operating temperature	3.3.3.1, 3.4.7	4.5.1.5, 4.5.13 through 4.5.15
309.	Storage temperature	3.3.3.2	4.5.1.5

4.3.3 Control test failure.- Should any one item of a control test sampling fail to meet the specified test requirements, acceptance of the product will be suspended by the Government until necessary corrections have been made by the contractor and the resubmitted samples have been approved (see 4.2.3).

4.4 Inspection equipment.- Except as otherwise provided for by the contract, the contractor shall supply equipment in accordance with the applicable requirements of MIL-I-45607. The Government reserves the right to use the test equipment for its own independent inspections to the extent that such use will not unduly interfere with the contractor's delivery schedule.

4.4.1 Contractor design.- The contractor shall provide inspection equipment compatible with the "Test Methods and Procedures" specified in 4.5 and with the "Component Inspection" and "Test facilities" requirements of MIL-F-13926. Since tolerance of test equipment is normally considered to be within 10% of the product tolerance for which it is intended, this inherent error in the test equipment design must be considered as part of the prescribed product tolerance limit. Thus, concept, construction, materials, dimensions and tolerances used in the design of test equipment shall be so selected and controlled as to insure that the test equipment will reliably indicate acceptability of a product which does not exceed 90% of the prescribed tolerance limit, and permit positive rejection when non-conforming. Construction shall be such as to facilitate routine calibration of test equipment.

4.4.1.1 Test equipment.- In conjunction with 4.4.1, the following test equipment shall be utilized in the performance of the applicable tests as specified in 4.5:

Item Number		Description
1	Power supply	Minus 18 Vdc ± 2 percent, current rating greater than 400 ma, ripple less than 1.0 percent peak-to-peak, output impedance less than 2.0 ohms from dc to 500KC.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.

Item Number		Description
2	Power supply	Minus 12 Vdc ± 2 percent, current rating greater than 60 ma, ripple less than 1.0 percent peak-to-peak, output impedance less than 2.0 ohms from dc to 500KC.
3	Power supply	Minus 6 Vdc, ± 2 percent, current rating greater than 10 ma, ripple less than 1.0 percent peak-to-peak, output impedance less than 2.0 ohms from dc to 500KC.
4	Power supply	Minus 3 Vdc ± 2 percent, reverse current greater than 35 ma, ripple less than 1.0 percent, peak-to-peak, output impedance less than 2.0 ohms from dc to 500KC.
5	Power supply	Plus 6 Vdc ± 2 percent, current rating greater than 10 ma, ripple less than 1.0 percent peak-to-peak, output impedance less than 2.0 ohms from dc to 500KC.
6	Power supply	Plus 15 Vdc ± 2 percent, current rating greater than 15 ma, ripple less than 1.0 percent peak-to-peak, output impedance less than 2.0 ohms from dc to 500KC.
7	Power supply	Plus 35 Vdc ± 2 percent, current rating greater than 5 ma, ripple less than 1.0 percent peak-to-peak, output impedance less than 2.0 ohms from dc to 500KC.
8	Oscilloscope	Dual channel, rise time of scope plus associated measuring probe 50 millimicro-seconds or less, sweep period 50 millimicroseconds per centimeter or greater, input resistance greater than 8 megohms, input capacitance less than 25 micro-microfards.
9	Stop watch	Dial registers in 1/2 seconds. One revolution of long hand every 60 seconds.
10	Voltage measuring device	0-50 Vdc, input impedance 10 megohms or greater, accuracy ±5%.

4.5 Test methods and procedures.

4.5.1 Environmental.

4.5.1.1 Vibration.- The vibration test shall be made on a device with means provided for measuring and controlling the direction of vibration and adjusting the amplitudes and frequencies to keep them within the specified limits of 3.3.1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.

The measuring instruments of the testing device shall be capable of measuring the vibration amplitude within plus or minus 5 percent, and capable of measuring the frequency within plus or minus 2 percent. The test shall be performed in accordance with the requirements specified in 3.3.1 with the unit rigidly mounted in its normal operating position. Subsequent to the vibration test, the unit shall show no damage or defect resulting from the test when examined by visual and tactile means. The unit shall then be inspected as specified in 4.5.1.2 prior to determining compliance with requirements specified under 3.4.

4.5.1.2 Shock.- This test shall be conducted in accordance with the conditions of 3.3.2 and Procedure II of the shock test defined in MIL-F-13926 except that impact shocks shall not exceed 5G's. The unit shall be subsequently inspected for physical damage or defects in compliance with 3.3.2. The unit shall then be inspected as specified in 4.5.1.3 prior to determining compliance with the requirements of 3.4 as required by 3.3.2.

4.5.1.3 Humidity.

4.5.1.3.1 Non-operating.- This test shall be conducted in accordance with the conditions in 3.3.4.2 and the humidity test defined in Procedure I of MIL-F-13926 except that the 4-1/2 hour period shall be reduced to 2 hours, the 6 hour period reduced to 2 hours, and the total test period shall not exceed 5.5 hours per cycle. The unit shall then be thoroughly dried and then subjected to the test in 4.5.1.3.2 prior to meeting the specified requirements of 3.4 as required by 3.3.4.2.

4.5.1.3.2 Operating.- This test shall be conducted in accordance with the conditions in 3.3.4.1 and the humidity test defined in Procedure III of MIL-F-13926 except that the humidity shall be maintained at 97 ± 5 percent for the 24 hour period and the test shall cease at the end of that period (Method 106 of MIL-STD-202 shall be excluded). Throughout the test the unit shall be operated in accordance with 4.5.13 through 4.5.15 to determine compliance with 3.3.4.1.

4.5.1.4 Salt spray.- The unit shall be subjected to the conditions in 3.3.6 and the salt spray test defined in MIL-STD-202, Condition B. Immediately after exposure, the unit shall be inspected for any physical damage, then tested in accordance with 4.5.3 and 4.5.3.1 for compliance with 3.3.6.

4.5.1.5 Temperature (Operating and storage).- After being subjected to all environmental tests specified above, the unit shall be subjected to Test Procedure I specified in MIL-F-13926, except the temperatures specified in 3.3.3 shall apply. While at the operating temperatures of 3.3.3.1, the unit shall be tested in accordance with 4.5.13 through 4.5.15 to determine compliance with the requirements of 3.4.3 as required by 3.3.3.1. The temperature shall then be returned to standard temperature (60° to 90°F) and the unit shall be tested in accordance with 4.5.2 to 4.5.2.2 inclusive to determine compliance with 3.3.3.2.

4.5.1.6 Fungus.- To determine compliance with 3.3.5, one of the first 5 units produced shall be submitted for testing in accordance with the fungus test defined in MIL-F-13926. After approval, subsequent acceptance for fungus requirements may be by certification.

4.5.2 Performance.- Unless otherwise specified, the subsequents tests shall be performed at the conditions specified in 3.4.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.

4.5.3 Miscellaneous resistors.- To determine compliance with 3.4.1, connect the plus 15 Vdc power supply, Item 6 of 4.4.1.1 through a 12K ohms, ± 1.0 percent 1/2 watt resistor to the pins listed in Column A of Table VI. The plus 15 Vdc power supply ground return shall be connected to the pins of Power Control C listed in Column B of Table VI. The voltages shall be as listed in Table I and in Column C of Table VI when measured at pins listed in Column A with respect to the respective pins in Column B. Disconnect the plus 15 Vdc power supply.

TABLE VI

Column A Pin	Column B Pin	Column C Vdc
57A	58B	plus 1.4 ± 0.3
57A	59A	plus 1.4 ± 0.3
61B	62B	plus 5.8 ± 0.7
64B	65B	plus 5.8 ± 0.7
59B	60B	plus 1.3 ± 0.3

4.5.4 Miscellaneous diodes.

4.5.4.1 Forward voltage drop.- The minus 18 Vdc power supply, (Item 1 of 4.4.1.1) shall be connected to pins listed in Column A of Table VII. The minus 18 Vdc power supply ground return shall be connected through a 12K ohms ± 5 percent 1/2 watt resistor to the pins listed in Column B of Table VII. The voltages shall be plus 0.8 Vdc maximum as specified in 3.4.2.1, as measured at pins listed in Column B with respect to the respective pins in Column A. Energize only the diode under test. Disconnect the minus 18 Vdc power supply upon completion of the test.

TABLE VII

Column A Pin	Column B Pin
1A	1B
2A	1B
2B	1B
4B	7B
5A	7B
8A	7B
60B	61A
62B	62A
64A	62A
63A	62B
63A	64A
64B	60A
65A	60A
63B	64B
63B	65A

4.5.4.2 Leakage current.- To determine compliance with 3.4.2.2 connect the plus 15 Vdc power supply to the pins listed in Column A of Table VIII. The plus

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.

15 Vdc power supply ground return shall be connected through a 12K ohms ± 5 percent 1/2 watt resistor to the pins listed in Column B of Table VIII. The voltages shall be plus 12 mvdc maximum when measured at pins in Column B with respect to the plus 15 Vdc power supply ground return. Energize only the diode under test. Disconnect the plus 15 Vdc power supply and conduct the following tests:

TABLE VIII

Column A Pin	Column B Pin
1A	1B
2A	1B
2B	1B
4B	7B
5A	7B
8A	7B
60B	61A
60B	59B

(a) The minus 18 Vdc power supply shall be connected to pin 62A. A resistor of 12K ohms ± 5 percent 1/2 watt shall be connected from pin 62B to the minus 18 Vdc power supply ground return. A resistor of 12K ohms ± 5 percent 1/2 watt shall be connected from pin 64A to the minus 18 Vdc power supply ground return. The voltage at the minus 18 Vdc power supply ground return with respect to pins 62B and 64A shall be plus 12 mvdc maximum. Disconnect all test leads.

(b) The minus 18 Vdc power supply shall be connected to pin 60A. A resistor of 12K ohms ± 5 percent 1/2 watt shall be connected from pin 64B to the minus 18 Vdc power supply ground return. A resistor of 12K ohms ± 5 percent 1/2 watt shall be connected from pin 65A to the minus 18 Vdc power supply ground return. The voltages at the minus 18 Vdc power supply ground return with respect to pins 64B and 65A shall be plus 12 mvdc maximum. Disconnect all test leads.

(c) The plus 15 Vdc power supply shall be connected to pin 63A. A resistor of 12K ohms ± 5 percent 1/2 watt shall be connected from pin 62B to the plus 15 Vdc power supply ground return. A resistor of 12K ohms ± 5 percent 1/2 watt shall be connected from pin 64A to the plus 15 Vdc power supply ground return. The voltages at the pins 62B and 64A with respect to the plus 15 Vdc power supply ground return shall be plus 12 mvdc maximum. Disconnect all test leads.

(d) The plus 15 Vdc power supply shall be connected to pin 63B. A resistor of 12K ohms ± 5 percent 1/2 watt shall be connected from pin 64B to the plus 15 Vdc power supply ground return. A resistor of 12K ohms ± 5 percent 1/2 watt shall be connected from pin 65A to the plus 15 Vdc power supply ground return. The voltages at the pins 64B and 65A with respect to the plus 15 Vdc power supply ground return shall be plus 12 mvdc maximum. Disconnect all test leads.

4.5.5 Td/Wi flip-flop.

4.5.5.1 Diode forward voltage drop.- To determine compliance with 3.4.3.1 connect the minus 18 Vdc power supply to the pins listed in Column A of Table IX. The minus 18 Vdc power supply ground return shall be connected through a

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.

12K ohms ± 5 percent 1/2 watt resistor to the pins listed in Column B of Table IX. The voltages shall be as listed in Column C of Table IX when measured at the pins in Column B with respect to the respective pins in Column A. Energize only the diode under test.

TABLE IX

Column A Pin	Column B Pin	Column C Vdc maximum
18A	19A	plus 0.6
18A	15B	plus 0.6
18A	13A	plus 0.6
18A	11A	plus 0.6
18A	10A	plus 0.6
18A	7A	plus 0.6
20B	20A	plus 0.6
8B	3A	plus 0.6
8B	3B	plus 0.6
15A	8B	plus 0.6
10B	8B	plus 0.6
10B	17B	plus 0.8
15A	31B	plus 0.8
Tp1	38B	plus 1.2
17A	Tp2	plus 0.6
29A	Tp3	plus 0.6

The minus 18 Vdc power supply shall be disconnected after the completion of the above tests.

4.5.5.2 Diode leakage current.- Compliance with 3.4.3.2 shall be determined by connecting the plus 15 Vdc power supply to the pins listed in Column A of Table X. The plus 15 Vdc power supply ground return shall be connected through a 12K ohms ±5 percent 1/2 watt resistor to the pins listed in Column B of Table X. The voltages shall be as listed in Column C of Table X when measured at pins listed in Column B with respect to the plus 15 Vdc power supply ground return. Energize only the diode under test.

TABLE X

Column A Pin	Column B Pin	Column C mvdc maximum
18A	19A	plus 240
18A	15B	plus 240
18A	13A	plus 240
18A	11A	plus 240
18A	10A	plus 240
18A	7A	plus 240
8B	3A	plus 240
8B	3B	plus 240
20B	20A	plus 240

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.

TABLE X (Cont'd)

Column A Pin	Column B Pin	Column C mvdc maximum
15A	6A	plus 12
10B	5B	plus 12
Tp1	38B	plus 240

The plus 15 Vdc power supply shall be disconnected after the completion of the above tests.

4.5.6 Static performance.- Compliance with 3.4.3.4 shall be determined by conducting the following tests. Connect a 680 ohms ± 5 percent 1 watt resistor from pin 17B to pin 29A. A resistor of 680 ohms ± 5 percent 1 watt shall be connected from pin 31B to pin 29A. An electrical connection shall be made from pin 20B to pin 28B and from pin 19A to pin 28B. Connect the minus 12 volt power supply through a 3.24K ohm ± 1%, 1/2 watt resistor to pin 11B. Connect pin 6B to pin 28B. The dc power supplies of Table XI shall be connected to the indicated pins. The minus 6 Vdc power supply, Item 3 shall be momentarily applied at pin 14A with the minus 6 Vdc power supply ground return connected to pin 28B. The voltages shall be as listed in Column C of Table XII when measured at pins listed in Column A with respect to the respective pins in Column B.

TABLE XI

Power supplies Vdc	Connect From Pin	To Pin
Minus 18 (par. 4.10.2, Item 1)	4A	28B
Minus 12 (par. 4.10.2, Item 2)	29A	28B
Plus 6 (par. 4.10.2, Item 5)	32A	28B

TABLE XII

Column A Pin	Column B Pin	Column C Vdc
22B	28B	minus 0.15 ± 0.15
31B	28B	minus 0.15 ± 0.15
17A	28B	plus 0.5 minimum
14B	28B	plus 0.5 minimum
Tp2	28B	minus 1.3 ± 0.4
23B	28B	minus 1.3 ± 0.4
19B	28B	minus 0.6 ± 0.1
33B	28B	minus 6.2 ± 1.5
12B	29A	plus 4 maximum

4.5.7 Dynamic performance.- The following conditions and tests shall be applied to determine compliance with 3.4.3.5. The plus 6 volt power supply shall be applied at pin 3B with the plus 6 volt power supply ground return connected

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.

to pin 28B. The minus 6 Vdc power supply, Item 3, shall be momentarily applied at pin 12A with the minus 6 Vdc power supply ground return connected to pin 28B. The voltages shall be as listed in Column C of Table XIII when measured at pins listed in Column A with respect to the respective pins in Column B. The following tests shall also be conducted:

TABLE XIII

Column A Pin	Column B Pin	Column C Vdc
17B	28B	minus 11.8 ± 0.5
31B	28B	minus 0.15 ± 0.15
10B	28B	plus 5 ± 1
15A	28B	plus 5 ± 1

(a) The plus 6 Vdc power supply shall be disconnected from pin 3B. The minus 6 Vdc power supply shall be connected to pin 3A with the minus 6 Vdc power supply ground return connected to pin 28B. The minus 6 Vdc power supply shall be momentarily applied at pin 12A. The voltages shall be as listed in Column C of Table XIV when measured at pins listed in Column A with respect to the respective pins in Column B.

TABLE XIV

Column A Pin	Column B Pin	Column C Vdc
17B	28B	minus 0.15 ± 0.15
31B	28B	minus 11.8 ± 0.5
10B	28B	minus 0.6 ± 0.4
15A	28B	minus 7.0 ± 1.0
33B	28B	minus 0.15 ± 0.15
22B	28B	minus 6.2 ± 1.5
32B	28B	plus 0.5 minimum
26B	28B	plus 0.5 minimum

(b) The minus 6 Vdc power supply shall be disconnected from pin 3A. The plus 6 Vdc power supply shall be connected to pin 3A. The minus 6 Vdc power supply shall be momentarily applied at pin 14A with the minus 6 Vdc power supply ground return connected to pin 28B. The voltage at pin 31B with respect to pin 28B shall be minus 11.8 ± 0.5 Vdc.

(c) The plus 6 Vdc power supply shall be disconnected from pin 3A. The minus 6 Vdc power supply shall be connected to pin 3A with the minus 6 Vdc power supply ground return connected to pin 28B. The minus 6 Vdc power supply shall be momentarily applied at pin 14A. The voltages shall be as listed in Column C of Table XV when measured at pins listed in Column A with respect to the respective pins in Column B.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.

TABLE XV

Column A Pin	Column B Pin	Column C Vdc
10B	28B	minus 7 ± 1
15A	28B	minus 0.6 ± 0.4

(d) The minus 6 Vdc power supply shall be momentarily applied at pin 12A. The voltage at pin 31B with respect to pin 28B shall be minus 11.8 ± 0.5 Vdc. The electrical connection between pin 20B and pin 28B shall be removed. The voltage at pin 31B with respect to pin 28B shall be minus 0.15 ± 0.15 Vdc. All electrical connections to the pins shall be removed after completion of the tests in 4.5.7.

4.5.8 Td delay.

4.5.8.1 Diode forward voltage.- To determine compliance with 3.4.4.1 connect the minus 18 Vdc power supply to the pins listed in Column A of Table XVI. The minus 18 Vdc power supply ground return shall be connected through a 12K ohms ± 5 percent 1/2 watt resistor to the pins listed in Column B of Table XVI. The voltages shall be as listed in Column C of Table XVI when measured at the pins listed in Column B with respect to pins in Column A. Energize only the diode under test. Upon completion of the test, disconnect the minus 18 Vdc power supply.

TABLE XVI

Column A Pin	Column B Pin	Column C Vdc maximum
23A	19A	plus 0.6
35B	36B	plus 5.7

4.5.9 Static performance.- To determine compliance with 3.4.4.4 make an elelectrical connection from pin 19A to pin 28B. A resistor of 18K ohms, Ordnance No. 10526105, shall be connected from pin 37B and pin 38B. The dc power supplies of Table XVII shall be connected to the indicated pins. The voltages shall be as listed in Column C of Table XVIII when measured at pins listed in Column A with respect to the respective pins in Column B. The following test shall also be conducted:

TABLE XVII

Power supplies Vdc	Connect From pin	Connect To pin
Minus 12 (Item 2)	29A	28B
Plus 6 (Item 5)	32A	28B
Plus 15 (Item 6)	52B	28B
Plus 35 (Item 7)	34B	28B

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.

TABLE XVIII

Column A Pin	Column B Pin	Column C Vdc
28A	28B	plus 0.5 minimum
31A	28B	minus 6.2 ± 0.4
40B	32A	minus 0.15 ± 0.15
43A	40A	plus 9 minimum

4.5.9.1 The electrical connection from pin 19A to pin 28B shall be removed. Allow 30 seconds for the circuit to settle in its stable conditions. The voltages shall be as listed in Column C of Table XIX when measured at pins listed in Column A with respect to the respective pins in Column B.

TABLE XIX

Column A Pin	Column B Pin	Column C Vdc
30B	28B	minus 0.15 ± 0.15
22A	31A	plus 2.4 ± 1.0
52B	46A	plus 1.0 maximum
43A	32A	plus 0.5 minimum

4.5.10 Selection of resistor.- To determine compliance with 3.4.4.2 the resistor shall be selected in accordance with the following tests. The voltage at pin 18B with respect to pin 28B shall switch from minus 11.8 ± 0.5 Vdc to minus 0.15 ± 0.15 Vdc with a rise time of less than 2 microseconds, 20 ± 1.5 seconds after the electrical connection between pin 19A and pin 28B is removed. Other resistance values from the list in Table XX shall be connected between pin 37B and pin 38B and the process repeated if the delay time is not as specified. Remove all electrical connections and install the selected resistor in the space provided for R19 in the Power Control C. Rise time shall be defined as that time duration during which the amplitude of the leading edge is increasing from 10 to 90 percent of the maximum amplitude.

TABLE XX

Resistance values	Ordnance number	Resistance values	Ordnance number
2,200 ohms	10526094	10,000 ohms	10526102
2,700 ohms	10526095	12,000 ohms	10526103
3,300 ohms	10525856	15,000 ohms	10526104
3,900 ohms	10526096	18,000 ohms	10526105
4,700 ohms	10526098	22,000 ohms	10526107
5,600 ohms	10526099	27,000 ohms	10526108
6,800 ohms	10526100	33,000 ohms	10526689
8,200 ohms	10526685	39,000 ohms	10526109
		47,000 ohms	10526688

4.5.11 Temperature warning inverter.- To determine compliance with 3.4.5(a) and 3.4.5(b) perform the following tests respectively:

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.

(a) Input true.- The dc power supplies of Table XI shall be connected to the indicated pins. The voltage measured at pin 55A with respect o pin 28B shall be minus 0.15 ± 0.15 Vdc.

(b) Input false.- An electrical connection shall be made from pin 44A to pin 28B. The voltages measured at pin 43B with respect to pin 28B shall be plus 0.5 Vdc minimum.

4.5.12 Solenoid drivers.- To determine compliance with 3.4.6.1 through 3.4.6.5 in conjunction with the conditions specified in 3.4.6(a) through (d) the following tests shall be conducted. The logic gate of Figure 1 shall be connected to pin 50A of Power Control C. The input to the logic gate shall be electrically connected to pin 54B of Power Control C. The dc power supplies of Table XXI shall be connected to the indicated pins. The voltages shall be as listed in Column C of Table XXII when measured at pins listed in Column A with respect to the respective pins in Column B. The following tests shall also be conducted:

TABLE XXI

Power supplies Vdc	Connect From pin	Connect To pin
Minus 18, (Item 1)	57A	54B
Minus 3, (Item 4)	51A	54B
Plus 15, (Item 6)	52B	54B

TABLE XXII

Column A Pin	Column B Pin	Column C Vdc
50A	51A	plus 2.0 minimum
50B	49A	plus 6.2 ± 0.4
49B	54B	minus 0.15 ± 0.15

(a) The electrical connection between the input of the logic gate, paragraph 4.5.12 and pin 54B of Power Control C shall be removed. The voltages shall be as listed in Column C of Table XXIII when measured at pins listed in Column A with respect to the respective pins in Column B.

TABLE XXIII

Column A Pin	Column B Pin	Column C Vdc
49A	51A	minus 0.15 ± 0.15 Vdc
50B	54B	plus 2.0 Vdc minimum

(b) The logic gate of Figure 1 shall be connected to pin 52A. The input to the logic gate shall be electrically connected to pin 54B. The dc power supplies of Table XXI shall be connected to the indicated pins. The voltages shall be as listed in Column C of Table XXIV when measured at pins listed in Column A with respect to the respective pins in Column B.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.

TABLE XXIV

Column A Pin	Column B Pin	Column C Vdc
52A	51A	plus 2.0 minimum
56B	54A	plus 6.2 ± 0.4
57B	54B	minus 0.15 ± 0.15

(c) The electrical connection between the input of the logic gate (see 4.5.12(a)) and pin 54B shall be removed. The voltages shall be as listed in Column C of Table XXV when measured at pins listed in Column A with respect to the respective pins in Column B. Upon completion of this test disconnect all test leads.

TABLE XXV

Column A Pin	Column B Pin	Column C
54A	51A	minus 0.15 ± 0.15 Vdc
56B	54B	plus 2.0 Vdc minimum

4.5.13 Circuit outputs.- The following tests (4.5.13.1 through 4.5.15) shall be performed at standard temperatures (60° to 90°) and at the extreme temperatures specified in 4.5.1.3.2 and 4.5.1.5 except the switching shall occur at 20 ± 5 seconds (see 4.5.13.2) at the extreme temperatures of + 135°F as specified in 3.3.3.1 and 3.3.4.1.

4.5.13.1 Td/Wi flip-flop and Td delay.- Compliance with 3.4.7.1.1 and 3.4.7.1.2 under the conditions specified in 3.4.7.1 shall be determined by the following tests:

4.5.13.2 A resistor of 680 ohms ± 5 percent 1 watt shall be connected from pin 17B to pin 29A. A resistor of 680 ohms ± 5 percent 1 watt shall be connected from pin 31B to pin 29A. Electrical connections shall be made from pins 19A and 20B to pin 28B. The dc power supplies of Table XI and XVII shall be conneted to the indicated pins. The voltages at pins 17B and 18B with respect to pin 28B shall be minus 11.0 ± 1.3 Vdc. If the voltage at pin 17B is not as specified the power supplies shall be turned off and on. The voltage at pin 17B with respect to pin 28B shall be remeasured and it shall be minus 11.0 ± 1.3 Vdc.

4.5.13.3 The electrical connection between pin 19A and pin 28B shall be removed. In 20 ± 2 seconds the following voltage switching shall occur:

(a) The voltages at pins 17B and 18B with respect to pin 28B shall switch from 11.0 ± 1.3 Vdc to minus 0.15 ± 0.15 Vdc with a rise time of less than 2 microseconds.

(b) The voltage at pin 31B with respect to pin 28B shall swtich from minus 0.15 ± 0.15 Vdc to minus 11.0 ± 1.3 Vdc with a fall time of less than 10 microseconds.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.

NOTE: If the measurements are taken individually, the electrical connection from pin 19A to pin 28B shall be re-established for 3 seconds or more between each measurement. Fall time shall be defined as that time duration during which the amplitude of the trailing edge is decreasing from 90 to 10 percent of the maximum amplitude.

4.5.13.4 When the electrical connection is made between pin 19A and pin 28B, the following voltage switching shall occur:

(a) The voltage at pin 17B with respect to pin 28B shall switch the minus 0.15 ± 0.15 Vdc to minus 11.0 ± 1.3 Vdc with a fall time of less than 10 microseconds.

(b) The voltage at pin 31B with respect to pin 28B shall switch from minus 11.0 ± 1.3 Vdc to minus 0.15 ± 0.15 Vdc with a rise time of less than 2 microseconds.

(c) The voltage at pin 18B with respect to pin 28B shall switch from minus 0.15 ± 0.15 Vdc to more negative than minus 9.5 Vdc in less than 3 seconds.

If the measurements are taken individually, the electrical connection from pin 19A to pin 28B shall be removed for 22 seconds or more between each measurements.

4.5.14 Temperature warning inverter.- To determine compliance with 3.4.7.2 perform the following test. The voltage at pin 55A with respect to pin 28B shall switch from minus 0.15 ± 0.15 Vdc to minus 11.0 ± 1.3 Vdc with a fall time of less than 10 microseconds when an electrical connection is made from pin 41A to pin 28B. The voltage at pin 55A with respect to pin 28B shall switch from minus 11.0 ± 1.3 Vdc to minus 0.15 ± 0.15 Vdc with a rise time of less than 2 microseconds when the electrical connection between pin 41A to pin 28B is removed.

4.5.15 Solenoid drivers.- To determine compliance with 3.4.7.3, connect a logic gate of Figure 1 to pin 50A. A logic gate of Figure 1 shall be connected to pin 52A. The dc power supplies of Table XXI shall be connected to the indicated pins.

(a) The voltage at pin 49B with respect to pin 54B shall switch from minus 18.0 ± 0.5 Vdc to minus 0.15 ± 0.15 Vdc with a rise time of less than 2 microseconds when an electrical connection is made between pin 54B and the input of the logic gate connected to pin 50A.

(b) The voltage at pin 49B with respect to pin 54B shall switch from minus 0.15 ± 0.15 Vdc to minus 18.0 ± 0.5 Vdc with a fall time of less than 10 microseconds when the electrical connection between pin 54B and the input of the logic gate connected pin 50A is removed.

(c) The voltage at pin 57B with respect to pin 54B shall switch from minus 18.0 ± 0.5 Vdc to minus 0.15 ± 0.15 Vdc with a rise time of less than 2 microseconds when an electrical connection is made between pin 54B and the input of the logic gate connected to pin 52A.

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.

(d) The voltage at pin 57B with respect to pin 54B shall switch from minus 0.15 ± 0.15 Vdc to minus 18.0 ± 0.5 Vdc with a fall time of less than 10 microseconds when the electrical connection between pin 54B and the input of the logic gate connected to pin 52A is removed.

5. PREPARATION FOR DELIVERY

5.1 Packaging, packing and marking.- Packaging, packing and marking shall be in accordance with Master Packaging Data Sheet M14002.

6. NOTES

6.1 Intended use.- The Power Control C consists of; and is intended to do the following:

(a) Td/Wi flip-flop: Inhibits the normal operation during the turn on and off state of the computer.

(b) Td delay: Allows the memory motor to attain operating speed during the twin-on-state.

(c) Temperature warning inverter: Gives a true output signal when one or both of the inverter inputs is false.

(d) Keyboard and mechanical reader solenoid switch drivers: Operate power transistors.

(e) Primary power rectifier: Applies a dc voltage to a relay.

(f) Phase detector rectifiers: Operate relays to apply the proper phase voltage to the memory and blower motors.

6.2 Ordering data.- Procurement documents should specify the following:

(a) Title, number and date of this specification
(b) Selection of applicable level of preservation, packaging and packing
(c) Applicable stock number
(d) Applicable packaging data sheet (see 5.1)
(e) A block of serial numbers to identify each power control

Custodian:

Army - MU

Preparing activity:

Army - MU

Project No. 1220-A203Y

Source: https://assist.dla.mil -- Downloaded: 2026-10-23T00:19Z
Check the source to verify that this is the current version before use.