The documentation and process conversion measures necessary to comply with this document shall be completed by 5 April 2022.

INCH-POUND

MIL-PRF-19500/421J
w/AMENDMENT 1
5 January 2022
SUPERSEDING
MIL-PRF-19500/421J
31 October 2016

PERFORMANCE SPECIFICATION SHEET

TRANSISTOR, DUAL, UNITIZED, NPN/PNP, COMPLEMENTARY, SILICON, TYPES 2N3838, 2N4854, AND 2N4854U, JAN, JANTX, AND JANTXV

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

1. SCOPE

* 1.1 Scope. This specification covers the performance requirements for unitized, dual transistors which contain a pair of electrically isolated complementary NPN and PNP silicon triode transistors in one package. Three levels of product assurance (JAN, JANTX and JANTXV) are provided for each device type as specified in MIL-PRF-19500.

1.2 Polarity designation. Voltages and currents of limits and test conditions shown herein apply to the NPN transistor. For the PNP transistor, the values are the same, but the polarity designations are the opposite.

1.3 Package outlines. The device package outlines are as follows: 6 lead flatpack in accordance with figure 1, TO-78 in accordance with figure 2, surface mount in accordance with figure 3 for all encapsulated device types.

1.4 Maximum ratings.

Types	P_T at T_A = +25°C		$R_{\theta JA}$	$R_{\theta JA}$	P_T at T_C = +25°C (1)		$R_{\theta Jsp}$	$R_{\theta Jsp}$	T_J and T_{STG}
	One transistor	Total device	One transistor	Total device	One transistor	Total device	One transistor	Total device	
	W	W	°C/W	°C/W	W	W	°C/W	°C/W	°C
2N3838	(2) 0.25	(2) 0.35	350	290	(3) 0.7	(3) 1.4			-65 to +200
2N4854	(4) 0.30	(4) 0.60	350	290	(5) 1.0	(5) 2.0			
2N4854U	0.30	0.60	350	290	1.0	2.0	(6) 110	(6) 90	

Types	V_{1C-2C}	Lead to case voltage	I_C	T_J	V_{CBO}	V_{EBO}	V_{CEO}
	V dc	V dc	mA dc	°C	V dc	V dc	V dc
2N3838	±120	±120	600	200	60	5	40
2N4854, 2N4854U	±120	±120	600	200	60	5	40

* Comments, suggestions, or questions on this document should be addressed to DLA Land and Maritime, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to Semiconductor@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at https://assist.dla.mil.

AMSC N/A
DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

FSC 5961

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:48Z
Check the source to verify that this is the current version before use.

1.4 Maximum ratings. - Continued.

(1) T_C rating does not apply to surface mount devices (2N4854U).
(2) For T_A > +25°C, derate linearly 1.43 mW/°C one transistor, 2.00 mW/°C both transistors.
(3) For T_C > +25°C, derate linearly 4.0 mW/°C one transistor, 8.0 mW/°C both transistors.
(4) For T_A > +25°C, derate linearly 1.71 mW/°C one transistor, 3.43 mW/°C both transistors.
(5) For T_C > +25°C, derate linearly 5.71 mW/°C one transistor, 11.43 mW/°C both transistors.
(6) For U package the thermal resistance is $R_{\theta SP}$.

1.5 Primary electrical matching characteristics of each individual section. Characteristics apply to all case outlines.

	h_{FE5} (1) V_{CE} = 10 V dc I_C = 150 mA dc	h_{FE4} (1) V_{CE} = 10 V dc I_C = 10 mA dc	h_{FE2} V_{CE} = 10 V dc I_C = 100 µA dc	$V_{CE(sat)}$ (1) I_B = 15 mA dc I_C = 150 mA dc	$V_{BE(sat)}$ (1) I_B = 15 mA dc I_C = 150 mA dc
				V dc	V dc
Min	100	75	35		0.80
Max	300			0.4	1.25

	$\lvert h_{fe} \rvert$ V_{CE} = 10 V dc I_C = 20 mA dc f = 100 MHz	C_{obo} V_{CB} = 10 V dc I_E = 0 100 kHz ≤ f ≤ 1 MHz	Non-latching V_{CE} (2)	$t_{(on)}$ See figure 7	$t_{(off)}$ See figure 8	$t_{on} + t_{off}$ See figure 9
		pF	V dc	ns	ns	ns
Min	2		40			
Max	10	8		45	300	18

(1) Pulsed (see 4.5.1).
(2) See 4.5.2.

1.6 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-19500, and as specified herein. See 6.4 for PIN construction example and 6.5 for a list of available PINs.

1.6.1 JAN certification mark and quality level for encapsulated devices. The quality level designators for encapsulated devices that are applicable for this specification sheet from the lowest to the highest level are as follows: “JAN”, “JANTX”, and "JANTXV".

1.6.2 Device type. The designation system for the device types of transistors covered by this specification sheet are as follows.


1.6.2.1 First number and first letter symbols. The transistors of this specification sheet use the first number and letter symbols "2N".

1.6.2.2 Second number symbols. The second number symbols for the transistors covered by this specification sheet are as follows: "3838" and "4854".

1.6.2.3 Suffix letters. No suffix letter is used on devices packaged in the package of figure 1 (2N3838 only). No suffix letter is used on devices packaged the TO-78 package of figure 2 (2N4854 only). The suffix letter "U" is used on devices that are packaged in the surface mount package of figure 3 (2N4854U only).

1.6.3 Lead finish. The lead finishes applicable to this specification sheet are listed on QPDSIS-19500.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:48Z
Check the source to verify that this is the current version before use.



Ltr	Dimensions				Notes
	Inches		Millimeters		
	Min	Max	Min	Max	
A	.240	.290	6.10	7.37	
B	.115	.160	2.92	4.06	
C	.030	.080	0.76	2.03	
D	.003	.006	0.08	0.15	4
E	.005	.035	0.13	0.89	
F	.010	.019	0.25	0.48	4, 6


Ltr	Dimensions				Notes
	Inches		Millimeters		
	Min	Max	Min	Max	
G	.100 TP		2.54 TP		6, 7
H		.050		1.27	
J		.015		0.38	5
K	.050 TP		1.27 TP		6, 7
L	.070	.250	1.78	6.35	3, 4
M	.260	.650	6.60	16.51	

NOTES:

1. Dimensions are in inches.
2. Millimeters are given for general information only.
3. Maximum limit of this dimension does not apply to device supplied in a carrier.
4. All six leads.
5. Lead dimensions are uncontrolled in this zone.
6. Dimensions "F", "G", and "K" to be measured in zone "H".
7. Leads within .005 inch (0.13 mm) total of true position (TP) at "H" with maximum material condition.
* 8. In accordance with ASME Y14.5, diameters are equivalent to ϕx symbology.

FIGURE 1. Physical dimensions of transistor type 2N3838 (all quality levels).

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:48Z
Check the source to verify that this is the current version before use.



Ltr	Dimensions				Notes
	Inches		Millimeters		
	Min	Max	Min	Max	
CD	.305	.335	7.75	8.51	
CH	.140	.260	3.56	6.60	
HD	.335	.370	8.51	9.40	
HT	.009	.125	0.23	3.18	
LD	.016	.021	0.41	0.53	3, 7
LL	.500	1.750	12.70	44.45	7


Ltr	Dimensions				Notes
	Inches		Millimeters		
	Min	Max	Min	Max	
LS1	.0707 Nom.		1.796 Nom.		5
LS2	.1000 Nom.		2.540 Nom.		5
LU	.016	.019	0.41	0.48	4, 7
TL	.029	.045	0.74	1.14	6
TW	.028	.034	0.71	0.86	

NOTES:

1. Dimensions are in inches.
2. Millimeters are given for general information only.
3. Measured in the zone beyond .250 inch (6.35 mm) from the seating plane.
4. Measured in the zone .050 inch (1.27 mm) and .250 inch (6.35 mm) from the seating plane.
5. When measured in a gauging plane .054 +.001, -.000 inch (1.37 +0.03, -0.00 mm) below the seating plane of the transistor, maximum diameter leads shall be within .007 inch (0.18 mm) of their true location relative to a maximum width tab. Smaller diameter leads shall fall within the outline of the maximum diameter lead tolerance.
6. Measured from the maximum diameter of the actual device.
7. All six leads.
* 8. In accordance with ASME Y14.5, diameters are equivalent to ϕx symbology.

FIGURE 2. Physical dimensions of transistor type 2N4854 (all quality levels, similar to TO-78).

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:48Z
Check the source to verify that this is the current version before use.



Ltr	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
A	.058	.100	1.47	2.54
A_1	.026	.039	0.66	0.99
B_1	.022	.028	0.56	0.71
B_2	.072 Ref.		1.83 Ref.	
B_3	.006	.022	0.15	0.56
D	.165	.175	4.19	4.45
D_1	.095	.105	2.41	2.67

Ltr	Dimensions			
	Inches		Millimeters	
	Min	Max	Min	Max
D_2	.045	.055	1.14	1.40
D_3		.175		4.45
E	.240	.250	6.10	6.35
E_1		.250		6.35
L_1	.060	.070	1.52	1.78
L_2	.082	.098	2.08	2.49
L_3	.003	.007	0.08	0.18

NOTES:
1. Dimensions are in inches.
2. Millimeters are given for general information only.
3. The coplanarity deviation of all terminal contact points, as defined by the device seating plane, shall not exceed .006 inch (0.15 mm) for solder dipped leadless chip carriers.

FIGURE 3. Physical dimensions of transistor type 2N4854U.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:48Z
Check the source to verify that this is the current version before use.

2. APPLICABLE DOCUMENTS

2.1 General. The documents listed in this section are specified in sections 3 and 4 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3 and 4 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 Specifications, standards, and handbooks. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500 - Semiconductor Devices, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750 - Test Methods for Semiconductor Devices.

(Copies of these documents are available online at https://quicksearch.dla.mil).

2.3 Order of precedence. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as modified herein.

3.2 Qualification. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturer's list (QML-19500) before contract award (see 4.2 and 6.3).

3.3 Abbreviations, symbols, and definitions. Abbreviations, symbols, and definitions used herein shall be as specified in MIL-PRF-19500 and as follows:

V_{1C-2C} ..... Voltage difference between the collector of transistor one and that of transistor two.

3.4 Interface and physical dimensions. The interface and physical dimensions shall be as specified in MIL-PRF-19500, and figures 1 (flat pack), 2 (similar to TO-78) and 3 (surface mount) herein.

3.4.1 Lead finish. Lead finish shall be solderable as defined in MIL-PRF-19500, MIL-STD-750, and herein. Where a choice of lead finish is desired, it shall be specified in the acquisition document (see 6.2).

3.5 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.4, 1.5, and table I.

3.6 Electrical test requirements. The electrical test requirements shall be the subgroups specified in tables I and II herein.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:48Z
Check the source to verify that this is the current version before use.

3.7 Marking. Marking shall be in accordance with MIL-PRF-19500.

3.8 Workmanship. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

4. VERIFICATION

4.1 Classification of inspections. The inspection requirements specified herein are classified as follows:

a. Qualification inspection (see 4.2).

b. Screening (see 4.3).

c. Conformance inspection (see 4.4 and table I and II).

4.2 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

4.2.1 Group E qualification. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not request the performance of table II tests, the tests specified in table II herein shall be performed by the first inspection lot of this revision to maintain qualification.

* 4.3 Screening (JANTX and JANTXV levels only). Screening shall be in accordance with table E IV of MIL-PRF-19500, and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

Screen	Measurement
	JANTX and JANTXV levels
(1) 3c	Thermal impedance (see 4.3.2)
9	Not applicable
10	48 hours minimum
11	I_{CBO2} and h_{FE5}
12	Burn-in (see 4.3.1) 80 hours minimum
13	Subgroup 2 of table I herein; ΔI_{CBO2} = 100 percent of initial value or 25 nA dc; whichever is greater for the 2N3838. ΔI_{CBO2} = 100 percent of initial value or 5 nA dc; whichever is greater for the 2N4854, 2N4854U. Δh_{FE5} = 15 percent of initial value.
14	Required

(1) Shall be performed anytime after temperature cycling, screen 3a. JANTX and JANTXV levels do not need to be repeated in screening requirements.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:48Z
Check the source to verify that this is the current version before use.

4.3.1 Power burn-in conditions. Power burn-in conditions are as follows: V_{CB} = 10 - 30 V dc T_A = room ambient as defined in the general requirements of MIL-STD-750, (see 4.5).

2N3838: P_T = 175 mW each transistor (350 mw total device).
2N4854: P_T = 300 mW each transistor (600 mW total device).
2N4854U: P_T = 300 mW each transistor (600 mW total device).

NOTE: No heat sink or forced air-cooling on the devices shall be permitted.

4.3.2 Thermal impedance ($Z_{\theta JX}$ measurements). The $Z_{\theta JX}$ measurements shall be performed in accordance with method 3131 of MIL-STD-750.

a. I_H forward heating current..... 200 mA.minimum.

b. I_M measurement current..... 5 mA.

c. t_H heating time..... 25 -30 ms.

d. t_{MD} measurement delay time..... 60 µs maximum.

e. V_{CE} collector to emitter..... 10 V.

The maximum limit for $Z_{\theta JX}$ under these conditions are $Z_{\theta JX}$ (maximum) = 45°C/W.

4.4 Conformance inspection. Conformance inspection shall be in accordance with MIL-PRF-19500, and as specified herein. If alternate screening is being performed in accordance with MIL-PRF-19500, a sample of screened devices shall be submitted to and pass the requirements of group A1 and A2 inspection only (table E-VIb, group B, subgroup 1 is not required to be performed again if group B has already been satisfied in accordance with 4.4.2).

4.4.1 Group A inspection. Group A inspection shall be conducted in accordance with MIL-PRF-19500, and table I herein.

* 4.4.2 Group B inspection. Group B inspection shall be conducted in accordance with the conditions specified for subgroup testing in 4.4.2.1 for JAN, JANTX, and JANTXV group B testing. Electrical measurements (end-points) for JAN, JANTX, and JANTXV shall be after each step in 4.4.2.1 and shall be in accordance with table I, subgroup 2 herein.

4.4.2.1 Group B inspection, (JAN, JANTX, and JANTXV). Separate samples may be used for each step. In the event of a lot failure, the resubmission requirements of MIL-PRF-19500 shall apply. In addition, all catastrophic failures during conformance inspection shall be analyzed to the extent possible to identify root cause and corrective action. Whenever a failure is identified as wafer lot and /or wafer processing related, the entire wafer lot and related devices assembled from the wafer lot shall be rejected unless an appropriate determined corrective action to eliminate the failure mode has been implemented and the devices from the wafer lot are screened to eliminate the failure mode.

Step	Method	Condition
1	1039	Steady-state life: Test condition B, 1,000 hours minimum, V_{CB} = 10 dc, power shall be applied to achieve T_J = +150°C minimum using a minimum of P_D = 75 percent of maximum rated P_T as defined in 1.4. n = 45 devices, c = 0.
2	1039	HTRB: Test condition A, 48 hours minimum. n = 45 devices, c = 0.
3	1032	High-temperature life (non-operating), t = 340 hours, T_A = +200°C. n = 22, c = 0.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:48Z
Check the source to verify that this is the current version before use.

4.4.2.2 Group B sample selection. Samples selected for group B inspection shall meet all of the following requirements:

a. For JAN, JANTX, and JANTXV samples shall be selected randomly from a minimum of three wafers (or from each wafer in the lot) from each wafer lot. See MIL-PRF-19500.

b. Shall be chosen from an inspection lot that has been submitted to and passed table I, subgroup 2, conformance inspection. When the final lead finish is solder or any plating prone to oxidation at high temperature, the samples for life test (group B for JAN, JANTX, and JANTXV) may be pulled prior to the application of final lead finish.

4.4.3 Group C inspection, Group C inspection shall be conducted in accordance with the test and conditions specified for subgroup testing in table E-VII of MIL-PRF-19500, and 4.4.3.1 (JAN, JANTX, and JANTXV) herein for group C testing. Electrical measurements (end-points) requirements shall be in accordance with table I, subgroup 2 herein.

4.4.3.1 Quality levels JAN, JANTX and JANTXV (see table E-VII of MIL-PRF-19500).

Subgroup	Method	Conditions
C2	2036	Test condition E, not applicable to U.
C5	3131	$R_{\theta JA}$ and $R_{\theta JC}$, see 1.4.
C6	1026	Not applicable.

4.4.3.2 Group C sample selection. Samples for subgroups in group C shall be chosen at random from any inspection lot containing the intended package type and lead finish procured to the same specification which is submitted to and passes group A tests for conformance inspection. Testing of a subgroup using a single device type enclosed in the intended package type shall be considered as complying with the requirements for that subgroup.

4.4.4 Group E inspection. Group E inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-IX of MIL-PRF-19500 and as specified in table II herein.

4.5 Method of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows.

4.5.1 Pulse measurements. Conditions for pulse measurements shall be as specified in section 4 of MIL-STD-750.

4.5.2 Testing of units. All specified electrical tests, including end-point tests, shall be performed equally on both sections of the transistor types covered herein, except where the electrical characteristic being evaluated applies to the transistor as a device entity.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:48Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection.

Inspection 1/	MIL-STD-750		Symbol	Limit		Unit
	Method	Conditions		Min	Max	
Subgroup 1 2/						
Visual and mechanical examination 3/	2071					
Solderability 3/	2026	n = 15 leads, c = 0				
Resistance to solvents 3/ 4/	1022	n = 15 devices, c = 0				
Salt atmosphere (corrosion)(For laser marked devices only)	1041	n = 6 devices, c = 0				
Temp cycling 3/	1051	Test condition C, 25 cycles n = 22 devices, c = 0				
Hermetic seal Fine leak Gross leak	1071	n = 22 devices, c = 0				
Electrical measurements	2037	Table I, subgroup 2				
Bond strength 3/		Precondition T_A = +300°C at t = 2 hrs, n = 11 wires, c = 0				
Subgroup 2						
Thermal impedance 5/	3131	See 4.3.2	$Z_{\theta JX}$			°C/W
Collector to base cutoff current	3036	Bias condition D; V_{CB} = 60 V dc	I_{CBO1}		10	µA dc
Breakdown voltage, collector to emitter	3011	Bias condition D; I_C = 10 mA dc; pulsed (see 4.5.1)	$V_{(BR)CEO}$	40		V dc
Emitter to base cutoff current	3061	Bias condition D; V_{EB} = 5 V dc	I_{EBO1}		10	µA dc
Collector to base cutoff current 2N3838 2N4854, 2N4854U	3036	Bias condition D; V_{CB} = 50 V dc	I_{CBO2}		 50 10	 nA dc nA dc
Emitter to base cutoff current	3061	Bias condition D; V_{EB} = 3 V dc	I_{EBO2}		10	nA dc
Forward-current transfer ratio	3076	V_{CE} = 1 V dc; I_C = 150 mA dc; pulsed (see 4.5.1)	h_{FE1}	50		

See footnotes at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:48Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limit		Unit
	Method	Conditions		Min	Max	
Subgroup 2 - Continued.						
Forward-current transfer ratio	3076	V_{CE} = 10 V dc; I_C = 100 µA dc	h_{FE2}	35		
Forward-current transfer ratio	3076	V_{CE} = 10 V dc; I_C = 1.0 mA dc	h_{FE3}	50		
Forward-current transfer ratio	3076	V_{CE} = 10 V dc; I_C = 10 mA dc; pulsed (see 4.5.1)	h_{FE4}	75		
Forward-current transfer ratio	3076	V_{CE} = 10 V dc; I_C = 150 mA dc pulsed (see 4.5.1)	h_{FE5}	100	300	
Forward-current transfer ratio	3076	V_{CE} = 10 V dc; I_C = 300 mA dc; pulsed (see 4.5.1)	h_{FE6}	35		
Base emitter saturation voltage	3066	Test condition A; I_B = 15 mA dc; I_C = 150 mA dc; pulsed (see 4.5.1)	$V_{BE(sat)}$	0.80	1.25	V dc
Collector to emitter saturation voltage	3071	I_B = 15 mA dc; I_C = 150 mA dc; pulsed (see 4.5.1)	$V_{CE(sat)}$		0.40	V dc
Subgroup 3						
High temperature operation:		T_A = +150°C				
Collector to base cutoff current	3036	Bias condition D; V_{CB} = 50 V dc	I_{CBO3}		10	µA dc
Low temperature operation:	3076	T_A = -55°C				
Forward-current transfer ratio	3076	V_{CE} = 10 V dc; I_C = 10 mA dc	h_{FE7}	12		
Subgroup 4						
Small-signal short-circuit forward current transfer ratio	3206	V_{CE} = 10 V dc; I_C = 1 mA dc; f = 1 kHz	h_{fe}	60	300	
Small-signal common emitter input impedance	3201	V_{CE} = 10 V dc; I_C = 1 mA dc; f = 1 kHz	h_{ie}	1.5	9	kΩ

See footnotes at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:48Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection - Continued.

	MIL-STD-750		Symbol	Limit		Unit
	Method	Conditions		Min	Max	
Subgroup 4 - Continued.						
Small-signal common emitter output admittance	3216	V_{CE} = 10 V dc; I_C = 1 mA dc; f = 1 kHz	h_{oe}		50	µmhos
Magnitude of small-signal short-circuit forward current transfer ratio	3306	V_{CE} = 10 V dc; I_C = 20 mA dc; f = 100 MHz	$\lvert h_{fe} \rvert$	2	10	
Open circuit output capacitance	3236	V_{CB} = 10 V dc; I_E = 0; 100 kHz ≤ f ≤ 1 MHz	C_{obo}		8	pF
Noise figure	3246	V_{CE} = 10 V dc; I_C = 100 µA dc; f = 1 kHz; R_G = 1 kΩ	NF		8	dB
Turn-on time		See figure 7	t_{on}		45	ns
Turn-off time		See figure 8	t_{off}		300	ns
Pulse response		See figure 9	$t_{on} + t_{off}$		18	ns
Collector emitter nonlatching voltage		See figure 10	V_{CE}	40		V dc
Subgroups 5, 6, and 7						
Not applicable						


1/ For sampling plan see MIL-PRF-19500.
2/ For resubmission of failed subgroup 1, double the sample size of the failed test or sequence of tests. A failure in table I, subgroup 1 shall not require retest of the entire subgroup. Only the failed test shall be rerun upon submission.
3/ Separate samples may be used.
4/ Not required for laser marked devices.
5/ This test required for the following end-point measurements only:
Group B, step 1 of 4.4.2.1 herein.
Group C, subgroup 2 and 6.
Group E, subgroup 1 and 2.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:48Z
Check the source to verify that this is the current version before use.

TABLE II. Group E inspection (all quality levels) - for qualification and re-qualification only.

Inspection	MIL-STD-750		Qualification
	Method	Conditions	
Subgroup 1			45 devices c = 0
Temperature cycling (air to air)	1051	Test condition C, 500 cycles	
Hermetic seal	1071		
Fine leak Gross leak			
Electrical measurements		See table I, subgroup 2 herein.	
Subgroup 2			45 devices c = 0
Intermittent life	1037	V_{CB} = 10 V dc, 6,000 cycles.	
Electrical measurements		See table I, subgroup 2 herein.	
Subgroup 4			
Thermal resistance	3131	$R_{\theta JSP}$	15 devices, c = 0
Thermal impedance curves		See table E-IX of MIL-PRF-19500, group E, subgroup 4.	Sample size N/A
Subgroup 5			
Not applicable			
Subgroup 8			45 devices c = 0
Reverse stability	1033	Condition A for devices $\geq$ 400 V Condition B for devices $<$ 400 V	


Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:48Z
Check the source to verify that this is the current version before use.



Thermal resistance = 110°C/W one side, 90°C/W both sides operating in “parallel”.
Tsp = 25°C (Solder Pads = Infinite Sink).

FIGURE 4. Thermal impedance graph ($R_{\theta JSP}$) for 2N4854U (U).


Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:48Z
Check the source to verify that this is the current version before use.



Thermal resistance = 350°C/W one side, 290°C/W both sides operating in “parallel”.
Ta = 25°C (PCB FR4 Mounted).

FIGURE 5. Thermal impedance graph ($R_{\theta JPCB}$) for 2N4854U (U).


Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:48Z
Check the source to verify that this is the current version before use.



Thermal impedance TO-78 package dual 023F chips,
Thermal resistance = 350°C/W one side, 290°C/W both sides operating in “parallel”.
T_A = 25°C (air cooled).


FIGURE 6. Thermal impedance graph ($R_{\theta JA}$) for 2N4854 (all quality levels, similar to TO-78).

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:48Z
Check the source to verify that this is the current version before use.



NOTES:
1. The rise time (t_r) of the applied pulse shall be ≤ 2.0 ns, duty cycle ≤ 2 percent, and the generator source impedance shall be 50 Ω.
2. Sampling oscilloscope: Z_{IN} ≥ 100 kΩ, C_{IN} ≤ 12 pF, rise time ≤ 0.2 ns.
3. The signs, polarity symbols, and waveforms shown are for the NPN transistor; the signs and polarity symbols are reversed for the PNP triode (see 1.2 herein).


FIGURE 7. Saturated turn-on switching time test circuit.



NOTES:
1. The rise time (t_r) of the applied pulse shall be ≤ 2.0 ns, duty cycle ≤ 2 percent, and the generator source impedance shall be 50 Ω.
2. Sampling oscilloscope: Z_{IN} ≥ 100 kΩ, C_{IN} ≤ 12 pF, rise time ≤ 0.2 ns.
3. The signs, polarity symbols, and waveforms shown are for the NPN transistor; the signs and polarity symbols are reversed for the PNP triode (see 1.2 herein).

FIGURE 8. Saturated turn-off switching time test circuit.


Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:48Z
Check the source to verify that this is the current version before use.



NOTES:

1. The rise time (t_r) of the applied pulse shall be ≤ 2.0 ns, duty cycle ≤ 2 percent, and the generator source impedance shall be 50 Ω.
2. Sampling oscilloscope: Z_{IN} ≥ 100 kΩ, C_{IN} ≤ 12 pF, rise time ≤ 0.2 ns.
3. The signs, polarity symbols, and waveforms shown are for the NPN transistor; the signs and polarity symbols are reversed for the PNP triode (see 1.2 herein).

FIGURE 9. Nonsaturated switching time test circuit.



NOTE: The input waveform has the following characteristics: PW ≤ 10 µs, duty cycle ≤ 2 percent.

FIGURE 10. Collector emitter nonlatching voltage test circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:48Z
Check the source to verify that this is the current version before use.

5. PACKAGING

5.1 Packaging. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory. The notes specified in MIL-PRF-19500 are applicable to this specification.)

6.1 Intended use. Semiconductors conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Acquisition requirements. Acquisition documents should specify the following:

a. Title, number, and date of this specification.


b. Packaging requirements (see 5.1).

c. Lead finish (see 3.4.1).

d. The complete PIN, see 1.5 and 6.5.

6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML-19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DLA Land and Maritime, ATTN: VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail vqe.chief@dla.mil. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at https://assist.dla.mil.

6.4 PIN construction example. The PINs for encapsulated devices are construction using the following form.



Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:48Z
Check the source to verify that this is the current version before use.

6.5 List of PINs. The following is a list of possible PINs available on this specification sheet.

PINs for devices of the "JAN" quality level	PINs for devices of the "JANTX" quality level	PINs for devices of the "JANTXV" quality level
JAN2N3838	JANTX2N3838	JANTXV2N3838
JAN2N4854	JANTX2N4854	JANTXV2N4854
JAN2N4854U	JANTX2N4854U	JANTXV2N4854U

6.6 Request for new types and configurations. Requests for new device types or configurations for inclusions in this specification sheet should be submitted to: DLA Land and Maritime, ATTN: VAC, Post Office Box 3990, Columbus, OH 43218-3990 or by electronic mail at Semiconductor@dla.mil or by facsimile (614) 693-1642 or DSN 850-6939.

* 6.7 Amendment notations. The margins of this specification are marked with asterisks to indicate modifications generated by this amendment. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Custodian:
Army - CR
* Navy - SH
Air Force - 85
* NASA - NA
DLA - CC

Review activities:
Army - AR, MI
Navy - MC

Preparing activity:
DLA - CC

(Project 5961-2021-106)

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at https://assist.dla.mil.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:48Z
Check the source to verify that this is the current version before use.