The documentation and process conversion measures necessary to comply with this document shall be completed by 2 November 2022.

INCH-POUND
MIL-PRF-19500/423H
w/AMENDMENT 1
2 August 2022
SUPERSEDING
MIL-PRF-19500/423H
10 February 2017

PERFORMANCE SPECIFICATION SHEET

TRANSISTOR, NPN, SILICON, SWITCHING, TYPES 2N5581 AND 2N5582, JAN, JANTX, AND JANTXV

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

1. SCOPE

1.1 Scope. This specification covers the performance requirements for NPN, silicon, switching transistors. Three levels of product assurance (JAN, JANTX, and JANTXV) are provided for each device type as specified in MIL-PRF-19500.

1.2 Physical dimensions. The device packages for the encapsulated device types are as follows: (2N5581 and 2N5582) (similar to TO-46) in accordance with figure 1.

1.3 Maximum ratings unless otherwise specified T_A = +25°C.

Types	P_T = (1) T_A = +25°C	P_T = (2) T_C = +25°C	$R_{\theta JA}$ T_A = +25°C (1) (3)	$R_{\theta JC}$ T_C = +25°C (2) (4)	V_{CBO}	V_{EBO}	V_{CEO}	I_C	T_{STG} and T_J
	W	W	°C/W	°C/W	V dc	V dc	V dc	mA dc	°C
2N5581	0.5	2.0	325	80	75	6	50	800	-65 to +200
2N5582	0.5	2.0	325	80	75	6	50	800	

(1) For derating see figure 2.
(2) For derating see figure 3.
(3) For thermal resistance see figure 4.
(4) For thermal resistance see figure 5.

Comments, suggestions, or questions on this document should be addressed to DLA Land and Maritime, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to Semiconductor@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at https://assist.dla.mil.

AMSC N/A
FSC 5961
DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:49Z
Check the source to verify that this is the current version before use.

1.4 Primary electrical characteristics unless otherwise specified T_A = +25°C.

	h_{FE2} V_{CE} = 10 V dc I_C = 1.0 mA dc		h_{FE4} V_{CE} = 10 V dc I_C = 150 mA dc (1)		$\|h_{fe}\|$ V_{CE} = 20 V dc I_C = 20 mA dc f = 100 MHz	C_{obo} V_{CB} = 10 V dc I_E = 0 100 kHz ≤ f ≤ 1 MHz	Switching t_{on}	Switching t_{off}	Switching $t_{on} + t_{off}$
	2N5581	2N5582	2N5581	2N5582		pF	ns	ns	ns
Min	35	75	40	100	2.5				
Max			120	300	5.0	8	35	300	18

(1) Pulsed (see 4.5.1).

1.5 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-19500, and as specified herein. See 6.4 for PIN construction example and 6.5 for a list of available PINs.

1.5.1 JAN certification mark and quality level for encapsulated devices. The quality level designators for encapsulated devices that are applicable for this specification sheet from the lowest to the highest level are as follows: “JAN”, “JANTX”, and "JANTXV".

1.5.2 Device type. The designation system for the device types of transistors covered by this specification sheet are as follows.

1.5.2.1 First number and first letter symbols. The transistors of this specification sheet use the first number and letter symbols "2N".

1.5.2.2 Second number symbols. The second number symbols for the transistors covered by this specification sheet are as follows: "5581" and "5582".

1.5.3 Lead finish. The lead finishes applicable to this specification sheet are listed on QPDSIS-19500.

2. APPLICABLE DOCUMENTS

2.1 General. The documents listed in this section are specified in sections 3 and 4 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3 and 4 of this specification, whether or not they are listed.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:49Z
Check the source to verify that this is the current version before use.

2.2 Government documents.

2.2.1 Specifications, standards, and handbooks. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500 - Semiconductor Devices, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750 - Test Methods for Semiconductor Devices.

(Copies of these documents are available online at https://quicksearch.dla.mil.

2.3 Order of precedence. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as modified herein.

3.2 Qualification. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturer's list (QML-19500) before contract award (see 4.2 and 6.3).

3.3 Abbreviations, symbols, and definitions. Abbreviations, symbols, and definitions used herein shall be as specified in MIL-PRF-19500 and as follows.

$R_{\theta JA}$	Thermal resistance junction to ambient.
$R_{\theta JC}$	Thermal resistance junction to case.

3.4 Interface and physical dimensions. Interface and physical dimensions shall be as specified in MIL-PRF-19500, and on figure 1 herein.

3.4.1 Lead finish. Lead finish shall be solderable in accordance with MIL-PRF-19500, MIL-STD-750, and herein. Where a choice of lead finish is desired, it shall be specified in the acquisition document (see 6.2).

3.5 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I.


3.6 Electrical test requirements. The electrical test requirements shall be as specified in table I.

3.7 Marking. Marking shall be in accordance with MIL-PRF-19500.

3.8 Workmanship. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:49Z
Check the source to verify that this is the current version before use.

Symbol	Dimensions				Notes
	in	in	mm	mm	
	Min	Max	Min	Max	
CD	.178	.195	4.52	4.95	
CH	.065	.085	1.65	2.16	
HD	.209	.230	5.31	5.84	
LC	.100 TP		2.54 TP		5
LD	.016	.021	0.41	0.53	
LL	.500	1.750	12.70	44.45	6
LU	.016	.019	0.41	0.48	6
L1		.050		1.27	6
L2	.250		6.35		6
Q		.040		1.02	3
TL	.028	.048	0.71	1.22	8
TW	.036	.046	0.91	1.17	4
r		.010		0.25	9
α	45° TP		45° TP		5



NOTES:
1. Dimensions are in inches. Lead 1 is emitter, lead 2 is base, and lead 3 is collector.
2. Millimeters are given for general information only.
3. Symbol TL is measured from HD maximum.
4. Details of outline in this zone are optional.
5. Leads at gauge plane .054 inch (1.37 mm) +.001 inch (0.03 mm) - 000 inch (0.00 mm) below seating plane shall be within .007 inch (0.18 mm) radius of TP relative to tab. Device may be measured by direct methods or by gauge.
6. Symbol LU applies between L_1 and L_2. Dimension LD applies between L_2 and LL minimum.
7. Lead number three is electrically connected to case.
8. Beyond r maximum, TW shall be held for a minimum length of .011 inch (0.28 mm).
9. Symbol r applied to both inside corners of tab.
* 10. In accordance with ASME Y14.5, diameters are equivalent to ϕx symbology.

FIGURE 1. Physical dimensions 2N5581 and 2N5582 (TO-46).

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:49Z
Check the source to verify that this is the current version before use.

4. VERIFICATION

4.1 Classification of inspections. The inspection requirements specified herein are classified as follows:

a. Qualification inspection (see 4.2).

b. Screening (see 4.3).

c. Conformance inspection (see 4.4 and table I and table II).

4.2 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

4.2.1 Group E qualification. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not request the performance of table II tests, the tests specified in table II herein that were not performed in the prior revision shall be performed on the first inspection lot of this revision to maintain qualification.

4.3 Screening (JANTX, and JANTXV levels only). Screening shall be in accordance with table E-IV of MIL-PRF-19500, and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

Screen	Measurements for JANTX and JANTXV level
(1) 3c	Thermal impedance (see 4.3.2)
9	Not applicable
10	48 hours minimum
11	I_{CBO2}; h_{FE4}
12	See 4.3.1
13	Subgroups 2 of table I herein; ΔI_{CBO2} = 100 percent of initial value or 5 nA dc, whichever is greater. Δh_{FE4} = ±15 percent

(1) Shall be performed anytime after temperature cycling, screen 3a; and does not need to be repeated in screening requirements.

4.3.1 Power burn-in conditions. Power burn-in conditions are as follows: V_{CB} = 10 - 30 V dc. Power shall be applied to achieve T_J = +135°C minimum using a minimum P_D = 75 percent of P_T maximum rated as defined in 1.3. With approval of the qualifying activity and preparing activity, alternate burn-in criteria (hours, bias conditions, T_J, and mounting conditions) may be used for JANTX and JANTXV quality levels. A justification demonstrating equivalence is required. In addition, the manufacturing site's burn-in data and performance history will be essential criteria for burn-in modification approval.

* 4.3.2 Thermal impedance. The thermal impedance measurements shall be performed in accordance with method 3131 of MIL-STD-750 using the guidelines in that method for determining I_M, I_H, t_H, t_{MD}, t_{SW} (V_C and V_H where appropriate). See table II, group E, subgroup 4 herein.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:49Z
Check the source to verify that this is the current version before use.

4.4 Conformance inspection. Conformance inspection shall be in accordance with MIL-PRF-19500 and as specified herein. If alternate screening is being performed in accordance with MIL-PRF-19500, a sample of screened devices shall be submitted to and pass the requirements of subgroup 1 and 2, of table I herein, inspection only (table E-VIb, group B, subgroup 1 is not required to be performed since solderability and resistance to solvents testing is performed in table I herein.

4.4.1 Group A inspection. Group A inspection shall be conducted in accordance with MIL-PRF-19500, and table I herein.

4.4.2 Group B inspection. Group B inspection shall be conducted in accordance with the conditions specified as follows for JAN, JANTX, and JANTXV group B testing herein. Delta requirements for JAN, JANTX, and JANTXV shall be after each following step and shall be in accordance with 4.5.2 herein.

4.4.2.1 Group B inspection, (JAN, JANTX, and JANTXV). Separate samples may be used for each step. In the event of a lot failure, the resubmission requirements of MIL-PRF-19500 shall apply. In addition, all catastrophic failures during conformance inspection shall be analyzed to the extent possible to identify root cause and corrective action. Whenever a failure is identified as wafer lot and /or wafer processing related, the entire wafer lot and related devices assembled from the wafer lot shall be rejected unless an appropriate determined corrective action to eliminate the failure mode has been implemented and the devices from the wafer lot are screened to eliminate the failure mode.

Step	Method	Condition
1	1026	Steady-state life: 1,000 hours minimum, V_{CB} = 10 V dc, power shall be applied to achieve T_J = +150°C minimum using a minimum of P_D = 75 percent of maximum rated P_T as defined in 1.3. n = 45 devices, c = 0. The sample size may be increased and the test time decreased as long as the devices are stressed for a total of 45,000 device hours minimum, and the actual time of test is at least 340 hours.
2	1048	Blocking life, T_A = +150°C, V_{CB} = 80 percent of rated voltage, 48 hours minimum. n = 45 devices, c = 0.
3	1032	High-temperature life (non-operating), t = 340 hours, T_A = +200°C. n = 22, c = 0.

4.4.2.2 Group B sample selection. Samples selected from group B inspection shall meet all of the following requirements:

a. For JAN, JANTX, and JANTXV samples shall be selected randomly from a minimum of three wafers (or from each wafer in the lot) from each wafer lot.

b. Shall be chosen from an inspection lot that has been submitted to and passed table I, subgroup 2, conformance inspection. When the final lead finish is solder or any plating prone to oxidation at high temperature, the samples for life test (group B herein for JAN, JANTX, and JANTXV) may be pulled prior to the application of final lead finish.

4.4.3 Group C inspection. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VII of MIL-PRF-19500, and in 4.4.3.1 (JAN, JANTX, and JANTXV) herein for group C testing. Delta requirements shall be in accordance with 4.5.2 herein.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:49Z
Check the source to verify that this is the current version before use.

4.4.3.1 Group C inspection (JAN, JANTX, and JANTXV), table E-VII of MIL-PRF-19500.

Subgroup	Method	Condition
C2	2036	Test condition E.
C5	3131	$R_{\theta JA}$ and $R_{\theta JC}$ only, as applicable (see 1.3) and in accordance with thermal impedance curves.
C6		Not applicable.

4.4.3.2 Group C sample selection. Samples for subgroups in group C shall be chosen at random from any inspection lot containing the intended package type and lead finish procured to the same specification which is submitted to and passes table I tests herein for conformance inspection. Testing of a subgroup using a single device type enclosed in the intended package type shall be considered as complying with the requirements for that subgroup.

4.4.4 Group E inspection. Group E inspection shall be conducted in accordance with the conditions specified for subgroup testing in appendix E, table E-IX of MIL-PRF-19500 and as specified in table II herein. Delta measurements shall be in accordance with the applicable steps of 4.5.2.

4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows.

4.5.1 Pulse measurements. Conditions for pulse measurement shall be as specified in section 4 of MIL-STD-750.

4.5.2 Delta requirements. Delta requirements shall be as specified below:

Step	Inspection	MIL-STD-750		Symbol	Limit	Unit
		Method	Conditions			
1	Collector-base cutoff current	3036	Bias condition D, V_{CB} = 60 V dc	ΔI_{CB02} (1)	100 percent of initial value or 8 nA dc, whichever is greater.	
2	Forward current transfer ratio	3076	V_{CE} = 10 V dc; I_C = 150 mA dc; pulsed see 4.5.1	Δh_{FE4} (1)	±25 percent change from initial reading.	

(1) Devices which exceed the table I limits for this test shall not be accepted.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:49Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection.

	Inspection 1/	MIL-STD-750		Symbol	Limits	Limits	Unit
		Method	Conditions		Min	Max	
	Subgroup 1 2/						
	Visual & mechanical examination 3/	2071	n = 116, c = 0 (JANTXV); n = 45, c = 0 (JAN & JANTX)				
	Solderability 3/	2026	n = 15 leads, c = 0				
	Resistance to solvents 3/ 4/	1022	n = 15 devices, c = 0				
	Temp cycling 3/	1051	Test condition C, 25 cycles. n = 22 devices, c = 0				
*	Hermetic seal 5/ Fine leak Gross leak	1071	n = 22 devices, c = 0				
	Electrical measurements		Table I, subgroup 2				
	Bond strength 3/	2037	Precondition T_A = +250°C at t = 24 hours or T_A = +300°C at t = 2 hours n = 11 wires, c = 0				
	Decap internal visual (design verification)	2075	n = 4 devices, c = 0				
	Subgroup 2						
*	Thermal impedance 6/	3131	See 4.3.2	$Z_{\theta JX}$			°C/W
	Collector to base cutoff current	3036	Bias condition D; V_{CB} = 75 V dc	I_{CBO1}		10	µA dc
	Emitter to base cutoff current	3061	Bias condition D; V_{EB} = 6 V dc	I_{EBO1}		10	µA dc
	Breakdown voltage collector to emitter	3011	Bias condition D; I_C = 10 mA dc pulsed (see 4.5.1)	$V_{(BR)CEO}$	50		V dc
	Collector to base cutoff current	3036	Bias condition D; V_{CB} = 60 V dc	I_{CBO2}		10	nA dc
	Emitter to base cutoff current	3061	Bias condition D; V_{EB} = 4 V dc	I_{EBO2}		10	nA dc

See footnotes at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:49Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limits	Limits	Unit
	Method	Conditions		Min	Max	
Subgroup 2 - Continued						
Forward current transfer ratio 2N5581 2N5582	3076	V_{CE} = 10 V dc; I_C = 0.1 mA dc; pulsed (see 4.5.1)	h_{FE1}	 30 50		
Forward current transfer ratio 2N5581 2N5582	3076	V_{CE} = 10 V dc; I_C = 1.0 mA dc; pulsed (see 4.5.1)	h_{FE2}	 35 75		
Forward current transfer ratio 2N5581 2N5582	3076	V_{CE} = 10 V dc; I_C = 10 mA dc; pulsed (see 4.5.1)	h_{FE3}	 40 100		
Forward current transfer ratio 2N5581 2N5582	3076	V_{CE} = 10 V dc; I_C = 150 mA dc; pulsed (see 4.5.1)	h_{FE4}	 40 100	 120 300	
Forward current transfer ratio 2N5581 2N5582	3076	V_{CE} = 10 V dc; I_C = 500 mA dc; pulsed (see 4.5.1)	h_{FE5}	 20 30		
Collector to emitter voltage (saturated)	3071	I_C = 150 mA dc; I_B = 15 mA dc; pulsed (see 4.5.1)	$V_{CE(sat)1}$		0.3	V dc
Collector to emitter voltage (saturated)	3071	I_C = 500 mA dc; I_B = 50 mA dc; pulsed (see 4.5.1)	$V_{CE(sat)2}$		1.0	V dc
Base to emitter voltage (saturated)	3066	Test condition A; I_C = 150 mA dc; I_B = 15 mA dc; pulsed (see 4.5.1)	$V_{BE(sat)1}$	0.6	1.2	V dc
Base to emitter voltage (saturated)	3066	Test condition A; I_C = 500 mA dc; I_B = 50 mA dc; pulsed (see 4.5.1)	$V_{BE(sat)2}$		2.0	V dc
Subgroup 3						
High-temperature operation		T_A = +150°C				
Collector to base cutoff current	3036	Bias condition D; V_{CB} = 60 V dc	I_{CBO3}		10	µA dc

See footnotes at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:49Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limits	Limits	Unit
	Method	Conditions		Min	Max	
Subgroup 3 Continued						
Low-temperature operation		T_A = -55°C				
Forward current transfer ratio 2N5581 2N5582	3076	V_{CE} = 10 V dc; I_C = 10 mA dc; pulsed (see 4.5.1)	h_{FE6}	 15 35		
Subgroup 4						
Small-signal short- circuit forward-current transfer ratio 2N5581 2N5582	3206	V_{CE} = 10 V dc; I_C = 1 mA dc, f = 1 kHz	h_{fe}	 30 50		
Magnitude of small-signal short-circuit forward-current transfer ratio	3306	V_{CE} = 20 V dc; I_C = 20 mA dc; f = 100 MHz	$\|h_{fe}\|$	2.5	5.0	
Open circuit output capacitance	3236	V_{CB} = 10 V dc; I_E = 0; 100 kHz ≤ f ≤ 1 MHz	C_{obo}		8	pF
Input capacitance (output open circuited)	3240	V_{EB} = 0.5 V dc; I_C = 0; 100 kHz ≤ f ≤ 1 MHz	C_{ibo}		25	pF
Turn-on time		(See figure 6)	t_{on}		35	ns
Turn-off time		(See figure 7)	t_{off}		300	ns
Pulse response		(See figure 8)	$t_{on} + t_{off}$		18	ns
Subgroups 5 and 6						
Not required						


1/ For sampling plan see MIL-PRF-19500.
2/ For resubmission of failed subgroup 1, double the sample size of the failed test or sequence of tests. A failure in table I, subgroup 1 shall not require retest of the entire subgroup. Only the failed test shall be rerun upon submission.
3/ Separate samples may be used.
4/ Not required for laser marked devices.
* 5/ This hermetic seal test is an end-point to temp-cycling in addition to electrical measurements
* 6/ For end-point measurements, this test is required for the following subgroups:
Group B, step 1 (TX and TXV).
Group C, subgroup 2 and 6.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:49Z
Check the source to verify that this is the current version before use.

TABLE II. Group E inspection (all quality levels) - for qualification or re-qualification only.

Inspection	MIL-STD-750		Qualification
	Method	Conditions	
Subgroup 1			45 devices c = 0
Temperature cycling (air to air)	1051	Test condition C, 500 cycles	
Electrical measurements		See table I, subgroup 2 and 4.5.2 herein.	
Hermetic seal	1071		
Fine leak Gross leak			
Subgroup 2			45 devices c = 0
Intermittent life	1037	Intermittent operation life: V_{CB} = 10 V dc, 6,000 cycles. Adjust device current, or power, to achieve a minimum ΔT_J of +100°C.	
Electrical measurements		See table I, subgroup 2 and 4.5.2 herein.	
Subgroup 4			
Thermal impedance curves		See table E-IX of MIL-PRF-19500, group E, subgroup 4.	Sample size N/A
Subgroup 5			
Not applicable			
Subgroup 8			45 devices c = 0
Reverse stability	1033	Condition B.	

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:49Z
Check the source to verify that this is the current version before use.




NOTES:

1. All devices are capable of operating at ≤ T_J specified on this curve. Any parallel line to this curve will intersect the appropriate power for the desired maximum T_J allowed.
2. Derate design curve constrained by the maximum junction temperature (T_J ≤ 200°C) and power rating specified. (See 1.3 herein.)
3. Derate design curve chosen at T_J ≤ 150°C, where the maximum temperature of electrical test is performed.
4. Derate design curves chosen at T_J ≤, 125°C, and 110°C to show power rating where most users want to limit T_J in their application.

FIGURE 2. Derating for 2N5581 and 2N5582 ($R_{\theta JA}$) leads .125 inch (TO-46).

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:49Z
Check the source to verify that this is the current version before use.




1. All devices are capable of operating at ≤ T_J specified on this curve. Any parallel line to this curve will intersect the appropriate power for the desired maximum T_J allowed.
2. Derate design curve constrained by the maximum junction temperature (T_J ≤ 200°C) and power rating specified. (See 1.3 herein.)
3. Derate design curve chosen at T_J ≤ 150°C, where the maximum temperature of electrical test is performed.
4. Derate design curves chosen at T_J ≤, 125°C, and 110°C to show power rating where most users want to limit T_J in their application.

FIGURE 3. Derating for 2N5581 and 2N5582 ($R_{\theta JC}$) (TO-46).

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:49Z
Check the source to verify that this is the current version before use.

Maximum Thermal Impedance




T_A = +25°C, 500mW, thermal resistance $R_{\theta JA}$ = 325°C/W

FIGURE 4. Thermal impedance graph ($R_{\theta JA}$) for 2N5581 and 2N5582 (TO-46).

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:49Z
Check the source to verify that this is the current version before use.


Maximum Thermal Impedance



T_C = +25°C, 2.0 W, thermal resistance $R_{\theta JC}$ = 80°C/W

FIGURE 5. Thermal impedance graph ($R_{\theta JC}$) for 2N5581 and 2N5582 (TO-46).


Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:49Z
Check the source to verify that this is the current version before use.



NOTES:
1. The rise time (t_r) and fall time (t_f) of the applied pulse shall be ≤ 2.0 ns; duty cycle ≤ 2 percent; generator source impedance shall be 50 ohms.
2. Output sampling oscilloscope: Z_{in} ≥ 100 kΩ; C_{in} ≤ 12 pF; rise time ≤ 5.0 ns.

FIGURE 6. Saturated turn-on switching time test circuit.


Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:49Z
Check the source to verify that this is the current version before use.



NOTES:
1. The rise time (t_r) and fall time (t_f) of the applied pulse shall be ≤ 2.0 ns; duty cycle ≤ 2 percent; generator source impedance shall be 50 ohms.
2. Output sampling oscilloscope: Z_{in} ≥ 100 kΩ; C_{in} ≤ 12 pF; rise time ≤ 0.2 ns.

FIGURE 7. Saturated turn-off switching time test circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:49Z
Check the source to verify that this is the current version before use.



NOTES:

1. The rise time (t_r) and fall time (t_f) of the applied pulse shall be ≤ 2.0 ns; duty cycle ≤ 2 percent; generator source impedance shall be 50 ohms.
2. Output sampling oscilloscope: Z_{in} ≥ 100 kΩ; C_{in} ≤ 12 pF; rise time ≤ 0.2 ns.

FIGURE 8. Nonsaturated turn-on switching time test circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:49Z
Check the source to verify that this is the current version before use.

5. PACKAGING

5.1 Packaging. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory. The notes specified in MIL-PRF-19500 are applicable to this specification.)

6.1 Intended use. Semiconductors conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Acquisition requirements. Acquisition documents should specify the following:

a. Title, number, and date of this specification.

b. Packaging requirements (see 5.1).


c. Lead finish (see 3.4.1).

d. The complete Part or Identifying Number (PIN), see title and section 1.

6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML 19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DLA Land and Maritime, ATTN: /VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail vqe.chief@dla.mil. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at https://assist.dla.mil/.

6.4 PIN construction example.

6.4.1 Encapsulated devices The PINs for encapsulated devices are constructed using the following form.



Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:49Z
Check the source to verify that this is the current version before use.

6.5 List of PINs for encapsulated devices. The following is a list of possible PINs available on this specification sheet for encapsulated devices.

PINs for devices of the base quality level	PINs for devices of the "TX" quality level	PINs for devices of the "TXV" quality level
JAN2N5581	JANTX2N5581	JANTXV2N5581
JAN2N5582	JANTX2N5582	JANTXV2N5582

* 6.6 Amendment notations. The margins of this specification are marked with asterisks to indicate modifications generated by this amendment. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Custodians:
Army - CR
* Navy - SH
Air Force - 85
* NASA - NA
DLA - CC

Review activities:
Army - AR
* Air Force - 19

Preparing activity:
DLA - CC

(Project 5961-2022-050)

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at https://assist.dla.mil.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T16:49Z
Check the source to verify that this is the current version before use.