The documentation and process conversion measures necessary to comply with this document shall be completed by 20 May 2005.

INCH-POUND

MIL-PRF-19500/253J
20 February 2005
SUPERSEDING
MIL-PRF-19500/253H
25 March 2002

* PERFORMANCE SPECIFICATION SHEET

SEMICONDUCTOR DEVICE, TRANSISTOR, NPN, SILICON, LOW-POWER, TYPES 2N930 AND 2N930UB, JAN, JANTX, JANTXV, JANS, JANHC, AND JANKC

MIL-PRF-19500/253H is inactive for new design after 3 June 2004. For new design use MIL-PRF-19500/376.

This specification is approved for use by all Departments and Agencies of the Department of Defense.

* The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

1. SCOPE

1.1 Scope. This specification covers the performance requirements for an NPN, silicon, low-power transistors. Four levels of product assurance are provided for each device type as specified in MIL-PRF-19500, and two levels of product assurance are provided for each unencapsulated device.

1.2 Physical dimensions. See figure 1 (TO-18), figure 2 (UB, surface mount), and figures 3 and 4 (die).

* 1.3 Maximum ratings. Unless otherwise specified, T_C = +25°C.

V_{CBO}	V_{CEO}	V_{EBO}	I_C	T_J and T_{STG}
V dc	V dc	V dc	mA dc	°C
60	45	6	30	-65 to +200

Types	P_T (1) T_A = +25°C	P_T (1) T_C = +25°C	P_T (1) T_{SP} = +25°C	$R_{\theta JA}$ (2)	$R_{\theta JC}$ (2)	$R_{\theta JSP(IS)}$ (2)
	mW	mW	mW	°C/W	°C/W	°C/W
2N930	360	360	N/A	485	150	N/A
2N930UB	N/A	N/A	360	325	N/A	95

(1) For derating, see figures 5, 6, 7, and 8.
(2) For thermal impedance curves see figures 9, 10, and 11.

* Comments, suggestions, or questions on this document should be addressed to Defense Supply Center, Columbus, ATTN: DSCC-VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to Semiconductor@dscc.dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at http://assist.daps.dla.mil

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.

1.4 Primary electrical characteristics.

Limits	h_{FE1} (1)	h_{FE2} (1)	C_{obo}	$\|h_{fe}\|$	$V_{BE(SAT)}$ (1)	$V_{CE(SAT)}$ (1)
	V_{CE} = 5 V dc I_C = 10 µA dc	V_{CE} = 5 V dc I_C = 500 µA dc	V_{CB} = 5 V dc I_E = 0 100 kHz ≤ f ≤ 1 MHz	V_{CE} = 5 V dc I_C = 500 µA dc f = 30 MHz	I_C = 10 mA dc I_B = 0.5 mA dc	I_C = 10 mA dc I_B = 0.5 mA dc
			pF		V dc	V dc
Min	100	150		1.5	0.6	
Max	300		8.0	6.0	1.0	1.0

(1) Pulsed (see 4.5.1).

2. APPLICABLE DOCUMENTS

* 2.1 General. The documents listed in this section are specified in sections 3, 4, and 5 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3, 4, and 5 of this specification, whether or not they are listed.

2.2 Government documents.

* 2.2.1 Specifications, standards, and handbooks. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500 - Semiconductor Devices, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS


MIL-STD-750 - Test Methods for Semiconductor Devices.

* (Copies of these documents are available online at http://assist.daps.dla.mil/quicksearch or http://assist.daps.dla.mil or from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.3 Order of precedence. In the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.


Symbol	Dimensions				Note
	Inches		Millimeters		
	Min	Max	Min	Max	
CD	.178	.195	4.52	4.95	
CH	.170	.210	4.32	5.33	
HD	.209	.230	5.31	5.84	
LC	.100 TP		2.54 TP		6
LD	.016	.021	0.41	0.53	7,8
LL	.500	.750	12.70	19.05	7,8
LU	.016	.019	0.41	0.48	7,8
L1		.050		1.27	7,8
L2	.250		6.35		7,8
P	.100		2.54		
Q		.030		0.76	5
TL	.028	.048	0.71	1.22	3,4
TW	.036	.046	0.91	1.17	3
r		.010		0.25	10
α	45° TP		45° TP		6



NOTES:
1. Dimension are in inches.
2. Millimeters are given for general information only.
3. Beyond r (radius) maximum, TL shall be held for a minimum length of .011 inch (0.28 mm).
4. Dimension TL measured from maximum HD.
5. Body contour optional within zone defined by HD, CD, and Q.
6. Leads at gauge plane .054 +.001 -.000 inch (1.37 +0.03 -0.00 mm) below seating plane shall be within .007 inch (0.18 mm) radius of true position (TP) at maximum material condition (MMC) relative to tab at MMC. The device may be measured by direct methods.
7. Dimension LU applies between L_1 and L_2. Dimension LD applies between L_2 and LL minimum. Diameter is uncontrolled in L_1 and beyond LL minimum.
8. All three leads.
9. The collector shall be internally connected to the case.
10. Dimension r (radius) applies to both inside corners of tab.
11. In accordance with AMSE Y14.5M, diameters are equivalent to ϕx symbology.
12. Lead 1 = emitter, lead 2 = base, lead 3 = collector.

FIGURE 1. Physical dimensions (similar to TO-18).

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.




Symbol	Dimensions				Note
	Inches		Millimeters		
	Min	Max	Min	Max	
BH	.046	.056	1.17	1.42	
BL	.115	.128	2.92	3.25	
BW	.085	.108	2.16	2.74	
CL		.128		3.25	
CW		.108		2.74	
LL1	.022	.038	0.56	0.96	
LL2	.017	.035	0.43	0.89	
LS1	.036	.040	0.91	1.02	
LS2	.071	.079	1.81	2.01	
LW	.016	.024	0.41	0.61	
r		.008		.203	
r1		.012		.305	
r2		.022		.559	

NOTES:
1. Dimensions are in inches.
2. Millimeters are given for general information only.
3. Hatched areas on package denote metallized areas
4. Pad 1 = Base, Pad 2 = Emitter, Pad 3 = Collector, Pad 4 = Shielding connected to the lid.
5. In accordance with ASME Y14.5M, diameters are equivalent to ϕx symbology.

* FIGURE 2. Physical dimensions, surface mount (UB version).

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.




A- version

NOTES:

1.	Chip size	15 x 19 mils ±1 mil. (381 X 483 ±25.4 mm)
2.	Chip thickness	10 ±1.5 mil. (254 ±38 mm).
3.	Top metal	Aluminum 15,000Å minimum, 18,000Å nominal.
4.	Back metal.....	A. Gold 2,500Å minimum, 3,000Å nominal. B. Eutectic Mount – No Gold.
5.	Backside	Collector.
6.	Bonding pad	B = 3 mils, E = 4 mils diameter.
7.	Passivation	Si_3N_4 (Silicon Nitride) 2 kÅ min, 2.2 kÅ nom.

FIGURE 3. Physical dimensions, JANHCA die.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.



B-version

Die size:	.018 x .018 inch (0.4572 x 0.4572 mm).
Die thickness:	.008 ±.0016 inch (0.2032 ±0.04064 mm).
Base pad:	.0025 inch (0.0635 mm) diameter.
Emitter pad:	.003 inch (0.0762 mm) diameter.
Back metal:	Gold, 6,500 ±1,950 Å.
Top metal:	Aluminum, 19,500 ±2,500 Å.
Back side:	Collector.
Glassivation:	SiO_2, 7,500 ±1,500 Å.

FIGURE 4. Physical dimensions, JANHCB and JANKCB die.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.

3. REQUIREMENTS

3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as modified herein.

3.2 Qualification. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.2 and 6.3).

* 3.3 Abbreviations, symbols, and definitions. Abbreviations, symbols, and definitions used herein shall be as specified in MIL-PRF-19500 and as follows:

$R_{\theta JA}$	Thermal resistance junction to ambient.
$R_{\theta JC}$	Thermal resistance junction to case.
$R_{\theta JSP(IS)}$	Thermal resistance junction to solder pads (infinite sink mount to PCB).
UB	Surface mount case outlines (see figure 2).

3.4 Interface and physical dimensions. Interface and physical dimensions shall be as specified in MIL-PRF-19500, and on figure 1 (TO-18), figure 2 (UB, surface mount), and figures 3 and 4 (die).

3.4.1 Lead finish. Lead finish shall be solderable in accordance with MIL-PRF-19500, MIL-STD-750, and herein. Where a choice of lead finish is desired, it shall be specified in the acquisition document (see 6.2).

3.5 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I.

3.6 Electrical test requirements. Electrical test requirements shall be as specified in table I.

3.7 Marking. Marking shall be in accordance with MIL-PRF-19500

3.8 Workmanship. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

4. VERIFICATION

4.1 Classification of inspections. The inspection requirements specified herein are classified as follows:

a. Qualification inspection (see 4.2).

b. Screening (see 4.3).

c. Conformance inspection (see 4.4 and tables I, II, and III).

4.2 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

* 4.2.1 JANHC and JANKC qualification. JANHC and JANKC qualification inspection shall be in accordance with MIL-PRF-19500.

* 4.2.2 Group E qualification. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not request the performance of table II tests, the tests specified in table II herein that were not performed in the prior revision shall be performed on the first inspection lot of this revision to maintain qualification.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.

* 4.3 Screening (JANS, JANTX, and JANTXV levels only). Screening shall be in accordance with table IV of MIL-PRF-19500, and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

Screen (see tableIV of MIL-PRF-19500)	Measurement JANS levels	Measurement JANTX and JANTXV levels
3c	Thermal impedance, method 3131 of MIL-STD-750, see 4.3.3.	Thermal impedance, method 3131 of MIL-STD-750, see 4.3.3.
7	Optional	Optional
9	I_{CBO2}, h_{FE2}	Not applicable
10	48 hours minimum	48 hours minimum
11	I_{CBO2}, h_{FE2} ΔI_{CBO2} = 100 percent of initial value or 5 nA dc, whichever is greater; Δh_{FE2} = ± 25 percent.	I_{CBO2}, h_{FE2}
12	See 4.3.1.	See 4.3.1.
13	Subgroups 2 and 3 of table I herein; ΔI_{CBO2} = 100 percent of initial value or 5 nA dc, whichever is greater; Δh_{FE2} = ± 25 percent.	Subgroup 2 of table I herein; ΔI_{CBO2} = 100 percent of initial value or 5 nA dc, whichever is greater; Δh_{FE2} = ± 25 percent.
14	Required	Required

* 4.3.1 Power burn-in conditions. Power burn-in conditions are as follows: V_{CB} = 10 - 30 V dc. Power shall be applied to achieve T_J = +135°C minimum using a minimum P_D = 75 percent of P_T maximum, T_A ambient rated as defined in 1.3. With approval of the qualifying activity and preparing activity, alternate burn-in criteria (hours, bias conditions, TJ, and mounting conditions) may be used. A justification demonstrating equivalence is required. In addition the manufacturing site's burn-in data and performance history will be essential criteria for burn-in modification approval. This optional is limited to plants who are at least transitional (QML) approved or have an approved technical review board (TRB).

4.3.2 Screening (JANHC and JANKC). Screening of JANHC and JANKC die shall be in accordance with MIL-PRF-19500, "Discrete Semiconductor Die/Chip Lot Acceptance". Burn-in duration for the JANKC level follows JANS requirements; the JANHC follows JANTX requirements.

* 4.3.3 Thermal impedance (measurements). See figures 9, 10, and 11. The thermal impedance measurements shall be performed in accordance with method 3131 of MIL-STD-750 using the guidelines in that method for determining I_M, I_H, t_H, t_{MD} (and V_C where appropriate). The thermal impedance limit used in 4.3, screen 3c and the subgroup 2 of table I shall comply with the thermal impedance graph in figures 9, 10, and 11 (less than or equal to the curve value at the same t_H time) and shall be less than the process determined statistical maximum limit as outlined in method 3131 of MIL-STD-750.

4.4 Conformance inspection. Conformance inspection shall be in accordance with MIL-PRF-19500, and as specified herein. If alternate screening is being performed in accordance with MIL-PRF-19500, a sample of screened devices shall be submitted to and pass the requirements of group A1 and A2 inspections only (table VIb, group B, subgroup 1 is not required to be performed again if group B has already been satisfied in accordance with 4.4.2).

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.

4.4.1 Group A inspection. Group A inspection shall be conducted in accordance with MIL-PRF-19500 and table I herein.

4.4.2 Group B inspection. Group B inspection shall be conducted in accordance with the tests and conditions specified for subgroup testing in table VIa (JANS) of MIL-PRF-19500 and 4.4.2.1. Electrical measurements (end-points) and delta requirements shall be in accordance with group A, subgroup 2 and table III herein: delta requirements only apply to subgroups B4, and B5. See 4.4.2.2 for JAN, JANTX, and JANTXV group B testing. Electrical measurements (end-points) and delta requirements for JAN, JANTX, and JANTXV shall be after each step in 4.4.2.2 and shall be in accordance with group A, subgroup 2 and table III herein.

4.4.2.1 Group B inspection, table VIa (JANS) of MIL-PRF-19500.

Subgroup	Method	Condition
B4	1037	V_{CB} = 10 V dc.
B5	1027	V_{CB} = 10 V dc; $P_D \geq$ 100 percent of maximum rated P_T (see 1.3). (NOTE: If a failure occurs, resubmission shall be at the test conditions of the original sample.) Option 1: 96 hours minimum sample size in accordance with MIL-PRF-19500, table VIa, adjust T_A or P_D to achieve T_J = +275°C minimum. Option 2: 216 hours minimum, sample size = 45, c = 0; adjust T_A or P_D to achieve a T_J = +225°C minimum.

* 4.4.2.2 Group B inspection, (JAN, JANTX, and JANTXV). Separate samples may be used for each step. In the event of a lot failure, the resubmission requirements of MIL-PRF-19500 shall apply. In addition, all catastrophic failures during CI, conformance inspection, shall be analyzed to the extent possible to identify root cause and corrective action.

Step	Method	Condition
1	1026	Steady-state life: 1,000 hours minimum, V_{CB} = 10 V dc, power shall be applied to achieve T_J = +150°C minimum using a minimum of P_D = 75 percent of maximum rated P_T as defined in 1.3. n = 45 devices, c = 0. The sample size may be increased and the test time decreased so long as the devices are stressed for a total of 45,000 device hours minimum, and the actual time of test is at least 340 hours.
2	1048	Blocking life: T_A = +150°C, V_{CB} = 80 percent rated voltage. 48 hours minimum. n = 45 devices, c = 0.
3	1032	High-temperature life (non-operating), t = 340 hours, T_A = +200°C. n = 22, c = 0.

4.4.2.3 Group B sample selection. Samples selected from group B inspection shall meet all of the following requirements:

a. For JAN, JANTX, and JANTXV samples shall be selected randomly from a minimum of three wafers (or from each wafer in the lot) from each wafer lot. For JANS, samples shall be selected from each inspection lot. See MIL-PRF-19500.

b. Must be chosen from an inspection lot that has been submitted to and passed table I, subgroup 2, conformance inspection. When the final lead finish is solder or any plating prone to oxidation at high temperature, the samples for life test (subgroups B4 and B5 for JANS, and group B for JAN, JANJ, JANTX, and JANTXV) may be pulled prior to the application of final lead finish.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.

4.4.3 Group C inspection, Group C inspection shall be conducted in accordance with the tests and conditions specified for subgroup testing in table VII of MIL-PRF-19500, and in 4.4.3.1 (JANS) and 4.4.3.2 (JAN, JANTX, and JANTXV) herein for group C testing. Electrical measurements (end-points) and delta requirements shall be in accordance with group A, subgroup 2 and table III herein; delta requirements only apply to subgroup C6.

* 4.4.3.1 Group C inspection (JANS), table VII of MIL-PRF-19500.

Subgroup	Method	Condition
C2	2036	Test condition E; (not applicable for UA and UB devices).
C5	3131	$R_{\theta JA}$ and $R_{\theta JC}$ only, as applicable (see 1.3) and applied thermal impedance curves.
C6	1026	Test condition B, 1,000 hours at V_{CB} = 10 V dc; power shall be applied to achieve T_J = +150°C minimum and a minimum of P_D = 75 percent of maximum rated P_T as defined in 1.3 n = 45, c = 0. The sample size may be increased and the test time decreased as long as the devices are stressed for a total of 45,000 device hours minimum, and the actual time of test is at least 340 hours.

4.4.3.2 Group C inspection (JAN, JANTX, and JANTXV), table VII of MIL-PRF-19500.

Subgroup	Method	Condition
C2	2036	Test condition E; not applicable for UB devices.
C5	3131	$R_{\theta JA}$ and $R_{\theta JC}$ only, as applicable (see 1.3).
C6		Not applicable.

4.4.3.3 Group C sample selection. Samples for subgroups in group C shall be chosen at random from any inspection lot containing the intended package type and lead finish procured to the same specification which is submitted to and passes table I tests herein for conformance inspection. When the final lead finish is solder or any plating prone to oxidation at high temperature, the samples for C6 life test may be pulled prior to the application of final lead finish. Testing of a subgroup using a single device type enclosed in the intended package type shall be considered as complying with the requirements for that subgroup.

4.4.4 Group E inspection. Group E inspection shall be conducted in accordance with the conditions specified for subgroup testing in table IX of MIL-PRF-19500 and as specified in table III herein. Electrical measurements (end-points) shall be in accordance with table I, subgroup 2 herein.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.

4.5 Method of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows.

4.5.1 Pulse measurements. Conditions for pulse measurement shall be as specified in section 4 of MIL-STD-750.

4.5.2 Thermal resistance. Thermal resistance measurements shall be performed in accordance with method 3131 of MIL-STD-750 (for qualification only). The following details shall apply:

a. Collector current magnitude during power applications shall be 28 mA dc minimum.

b. Collector to emitter voltage magnitude $\geq$ 20 V dc.

c. Reference temperature measuring point shall be the case.

d. Reference point temperature shall be +25°C $\leq T_R \leq$ +75°C and recorded before the test is started.

e. Mounting arrangement shall be with heat sink to case.

f. Maximum limit shall be $R_{\theta JC}$ = 150°C/W.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.

* TABLE I. Group A inspection.

Inspection 1/	MIL-STD-750		Symbol	Limit		Unit
	Method	Conditions		Min	Max	
Subgroup 1 2/						
Visual and mechanical Examination 3/	2071	n = 45 devices, c = 0				
Solderability 3/ 4/	2026	n = 15 leads, c = 0				
Resistance to solvents 3/ 4/ 5/	1022	n = 15 devices, c = 0				
Temperature cycling 3/ 4/	1051	Test condition C, 25 cycles. n = 22 devices, c = 0				
Hermetic seal 4/ 6/ Fine leak Gross leak	1071	n = 22 devices, c = 0				
Electrical measurements		Table I, subgroup 2				
Bond strength 3/ 4/	2037	Precondition T_A = +250°C at t = 24 hrs or T_A = 300°C at t = 2 hrs n = 11 wires, c = 0				
Decap internal visual (design verification) 4/	2075	n = 4 device, c = 0				
Subgroup 2						
Thermal impedance	3131	See 4.3.3	$Z_{\theta JX}$			°C/W
Collector to base cutoff current	3036	Bias condition D, V_{CB} = 60 V dc	I_{CBO1}		10	µA dc
Emitter to base cutoff current	3061	Bias condition D, V_{EB} = 6 V dc	I_{EBO1}		10	µA dc
Breakdown voltage, collector to emitter	3011	Bias condition D; I_C = 10 mA dc; pulsed (see 4.5.1)	$V_{(BR)CEO}$	45		V dc
Collector to emitter cutoff current	3041	Bias condition C; V_{CE} = 45 V dc	I_{CES1}		2.0	nA dc
Collector to emitter cutoff current	3041	Bias condition C; V_{CE} = 5 V dc	I_{CEO}		2.0	nA dc
Emitter to base cutoff current	3061	Bias condition D; V_{EB} = 5 V dc	I_{EBO2}		5	nA dc

See footnotes at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.

* TABLE I. Group A inspection - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limit		Unit
	Method	Conditions		Min	Max	
Subgroup 2 - continued.						
Collector to base cutoff current	3036	Bias condition D; V_{CB} = 45 V dc	I_{CBO2}		10	nA dc
Forward-current transfer ratio	3076	V_{CE} = 5 V dc; I_C = 10 µA dc; Pulsed (see 4.5.1)	h_{FE1}	100	300	
Forward-current transfer ratio	3076	V_{CE} = 5 V dc; I_C = 500 µA dc; Pulsed (see 4.5.1)	h_{FE2}	150		
Forward-current transfer ratio	3076	V_{CE} = 5 V dc; I_C = 10 mA dc	h_{FE3}		600	
Collector-emitter saturation voltage	3071	I_C = 10 mA dc; I_B = 0.5 mA dc; pulsed (see 4.5.1)	$V_{CE(sat)}$		1.0	V dc
Base-emitter saturation voltage	3066	Test condition A; I_C = 10 mA dc; I_B = 0.5 mA dc; pulsed (see 4.5.1)	$V_{BE(sat)}$	0.6	1.0	V dc
Subgroup 3						
High temperature operation		T_A = +150°C				
Collector to base cutoff current	3036	Bias condition C;V_{CE} = 45 V dc; pulsed (see 4.5.1)	I_{CES2}		10	µA dc
Low temperature operation		T_A = -55°C				
Forward-current transfer ratio	3076	V_{CE} = 5 V dc; I_C = 10 µA dc	h_{FE4}	20		
Subgroup 4						
Small-signal short-circuit forward current transfer ratio	3206	V_{CE} = 5 V dc; I_C = 1 mA dc; f = 1 kHz	h_{fe}	150	600	
Magnitude of small-signal short- circuit forward current transfer ratio	3306	V_{CE} = 5 V dc; I_C = 500 µA dc; f = 30 MHz	$\lvert h_{fe} \rvert$	1.5	6.0	
Open circuit output capacitance	3236	V_{CB} = 5 V dc; I_E = 0; 100 kHz ≤ f ≤ 1 MHz	C_{obo}		8	pF

See footnotes at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.

* TABLE I. Group A inspection – Continued.

Inspection 1/	MIL-STD-750		Symbol	Limit		Unit
	Method	Conditions		Min	Max	
Subgroup 4 - continued.						
Noise figure	3246	V_{CE} = 5 V dc; I_C = 10 μA dc; R_g = 10 kΩ	NF			
Test 1 Test 2 Test 3		f = 100Hz f = 1 kHz f = 10 kHz			5 3 3	dB dB dB
Small-signal open-circuit output admittance	3216	V_{CB} = 5 V dc; I_E = 1.0 mA dc; f = 1 kHz	h_{ob}	0	1.0	mhos
Small-signal open-circuit reverse voltage transfer ratio	3211	V_{CB} = 5 V dc; I_E = 1.0 mA dc; f = 1 kHz	h_{rb}		6×10^{-4}	
Small-signal short-circuit input impedance	3201	V_{CB} = 5 V dc; I_E = 1.0 mA dc; f = 1 kHz	h_{ib}	25	32	Ω
Subgroups 5 and 6						
Not applicable						

1/ For sampling plan, unless otherwise specified, see MIL-PRF-19500.
2/ For resubmission of failed subgroup 1, of table I, double the sample size of the failed test or sequence of tests. A failure in table I, subgroup 1 shall not require retest of the entire subgroup. Only the failed test shall be rerun upon submission.
3/ Separate samples may be used.
4/ Not required for JANS devices.
5/ Not required for laser marked devices.
6/ This hermetic seal test is an end-point to temp-cycling in addition to electrical measurements.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.

* TABLE II. Group E inspection (all quality levels) - for qualification or re-qualification only.

Inspection	MIL-STD-750		Qualification
	Method	Conditions	
Subgroup 1			45 devices c = 0
Temperature cycling (air to air)	1051	Test condition C, 500 cycles	
Hermetic seal	1071		
Fine leak Gross leak			
Electrical measurements		See table I, subgroup 2 and table III herein.	
Subgroup 2			45 devices c = 0
Intermittent life	1037	Intermittent operation life: V_{CB} = 10 V dc, 6,000 cycles	
Electrical measurements		See table I, subgroup 2 and table III herein.	
Subgroup 4			
Thermal impedance curves		Each supplier shall submit their qualification lot average and design maximum thermal impedance curves to the qualifying activity. In addition, the optimal test conditions and thermal impedance limit shall be provided to the qualifying activity in the qualification report.	Sample size N/A
Subgroup 5			
Not applicable			
Subgroup 6			3 devices
Electrocstatic discharge (ESD)	1020		
Subgroup 8			45 devices c = 0
Reverse stability	1033	Condition B.	


Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.

* TABLE III. Groups B, C, and E delta measurements.

Step	Inspection	MIL-STD-750		Symbol	Limit	Unit
		Method	Conditions			
1	Collector-base cutoff current	3036	Bias condition D, V_{CB} = 45 V dc	ΔI_{CB02} 1/	100 percent of initial value or 5 nA dc, whichever is greater.	
2	Forward current transfer ratio	3076	V_{CE} = 5 V dc; I_C = 500 μA dc; pulsed see 4.5.1.	Δh_{FE2} 1/	±25 percent change from initial reading.	

1/ Devices which exceed the table I limits for this test shall not be accepted.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.




NOTES:

1. Top curve is thermal runaway loci and cannot be used as a derate design curve since it exceeds the maximum ratings for this part. Operating under this curve using these mounting conditions assures the device will not have a thermal runaway. This is the true inverse of the worst case thermal resistance value extrapolated out to the thermal runaway point.
2. Derate design curve constrained by the maximum junction temperature ($T_J \leq 200°C$) and power rating specified. (See 1.3 herein.)
3. Derate design curve chosen at $T_J \leq 150°C$, where the maximum temperature of electrical test is performed.
4. Derate design curve chosen at $T_J \leq 125°C$, and 110°C to show power rating where most users want to limit T_J in their application.

* FIGURE 5. Temperature-power derating for 2N930 (UB package).

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.




NOTES:

1. Top curve is thermal runaway loci and cannot be used as a derate design curve since it exceeds the maximum ratings for this part. Operating under this curve using these mounting conditions assures the device will not have a thermal runaway. This is the true inverse of the worst case thermal resistance value extrapolated out to the thermal runaway point.
2. Derate design curve constrained by the maximum junction temperature ($T_J \leq 200°C$) and power rating specified. (See 1.3 herein.)
3. Derate design curve chosen at $T_J \leq 150°C$, where the maximum temperature of electrical test is performed.
4. Derate design curve chosen at $T_J \leq 125°C$, and 110°C to show power rating where most users want to limit T_J in their application.

* FIGURE 6. Temperature-power derating for 2N930 (TO-18 package).

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.




NOTES:

1. Top curve is thermal runaway loci and cannot be used as a derate design curve since it exceeds the maximum ratings for this part. Operating under this curve using these mounting conditions assures the device will not have a thermal runaway. This is the true inverse of the worst case thermal resistance value extrapolated out to the thermal runaway point.
2. Derate design curve constrained by the maximum junction temperature ($T_J \leq 200°C$) and power rating specified. (See 1.3 herein.)
3. Derate design curve chosen at $T_J \leq 150°C$, where the maximum temperature of electrical test is performed.
4. Derate design curve chosen at $T_J \leq 125°C$, and 110°C to show power rating where most users want to limit T_J in their application.

* FIGURE 7. Temperature-power derating for 2N930 (TO-18 package case base mounted).

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.




NOTES:

1. Top curve is thermal runaway loci and cannot be used as a derate design curve since it exceeds the maximum ratings for this part. Operating under this curve using these mounting conditions assures the device will not have a thermal runaway. This is the true inverse of the worst case thermal resistance value extrapolated out to the thermal runaway point.
2. Derate design curve constrained by the maximum junction temperature ($T_J \leq 200°C$) and power rating specified. (See 1.3 herein.)
3. Derate design curve chosen at $T_J \leq 150°C$, where the maximum temperature of electrical test is performed.
4. Derate design curve chosen at $T_J \leq 125°C$, and 110°C to show power rating where most users want to limit T_J in their application.


* FIGURE 8. Temperature-power derating for 2N930UB (UB).

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.




* FIGURE 9. Thermal impedance graph ($R_{\theta JA}$) for 2N930UB (UB).

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.



* FIGURE 10. Thermal impedance graph ($R_{\theta JC}$) for 2N930 (TO-18 package case base mounted).

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.



* FIGURE 11. Thermal impedance graph ($R_{\theta JSP(IS)}$) for 2N930UB (UB).

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.

5. PACKAGING

* 5.1 Packaging. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When actual packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory.)

6.1 Intended use. The notes specified in MIL-PRF-19500 are applicable to this specification.

* 6.2 Acquisition requirements. Acquisition documents should specify the following:

a. Title, number, and date of this specification.

b. Packaging requirements (see 5.1).

c. Lead finish (see 3.4.1).

d. Product assurance level and type designator.

* 6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML 19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from Defense Supply Center, Columbus, ATTN: DSCC/VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail vqe.chief@dla.mil.

6.4 Suppliers of JANHC die. The qualified JANHC and JANKC suppliers with the applicable letter version (example JANHCA2N930) will be identified on the QML.

JANC ordering information		
PIN	Manufacturer	
	43611	34156
2N930	JANHCA2N930	JANHCB2N930 JANKCB2N930

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.

6.5 Changes from previous issue. The margins of this specification are marked with asterisks to indicate where changes from the previous issue were made. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Custodians:
Army - CR
Navy - EC
Air Force - 11
NASA - NA
DLA - CC

Review activities:
Army - AR, AV, MI, SM
Navy - AS
Air Force - 71, 99

Preparing activity:
DLA - CC

(Project 5961-2978)

* NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at http://assist.daps.dla.mil .

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:53Z
Check the source to verify that this is the current version before use.