The documentation and process conversion measures necessary to comply with this revision shall be completed by 16 May 2022.

INCH-POUND

MIL-PRF-19500/601L
w/AMENDMENT 1
15 February 2022
SUPERSEDING
MIL-PRF-19500/601L
23 May 2016

PERFORMANCE SPECIFICATION SHEET

TRANSISTOR, N-CHANNEL, FIELD EFFECT, POWER
RADIATION HARDENED, SILICON, ENCAPSULATED (THROUGH-HOLE AND SURFACE MOUNT PACKAGES),
TYPES 2N7261 AND 2N7262, JANTXVR, F, G, AND H AND JANSR, F, G, AND H

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

1. SCOPE

* 1.1 Scope. This specification covers the performance requirements for an N-channel, enhancement-mode, MOSFET, radiation hardened (total dose and single event effects (SEE)) and non-hardened, power transistors. Two levels of product assurance (JANTXV and JANS) are provided for each encapsulated device with avalanche energy maximum rating (E_{AS}) and maximum avalanche current (I_{AS}). Provisions for radiation hardness assurance (RHA) to four radiation levels ("R", "F", "G", and "H") are provided for JANTXV and JANS product assurance levels. See 6.7 for JANHC and JANKC die versions.

1.2 Package outlines. The device package outlines are as follows: TO-205AF in accordance with figure 1 and the leadless chip carrier (LCC) package of figure 2 for all encapsulated device types.

1.3 Maximum ratings. Unless otherwise specified, T_A = +25°C.

Type (1)	P_T (2) T_C = +25°C	P_T T_A = +25°C (free air)	$R_{\theta JC}$ (3)	$R_{\theta JA}$	V_{DS} and V_{DG}	V_{GS}	I_{D1} (4) (5) T_C = +25°C	I_{D2} (4) (5) T_C = +100°C	I_S	I_{DM} (6)	T_J and T_{STG}
	W	W	°C/W	°C/W	V dc	V dc	A dc	A dc	A dc	A(pk)	°C
2N7261	25	0.71	5.0	175	100	±20	8.0	5.0	8.0	32	-55 to +150
2N7262	25	0.71	5.0	175	200	±20	5.5	3.5	5.5	22	-55 to +150

(1) Unless otherwise specified, electrical characteristics, ratings, and conditions for "U" and "U5" suffix devices (surface mount LCC) are identical to the corresponding non "U" and "U5" suffix devices.
(2) Derate linearly 0.2 W/°C for T_C > +25°C.
(3) See figure 3, thermal impedance curves.
(4) The following formula derives the maximum theoretical I_D limit. I_D is limited by package and internal wires and may be limited by pin diameter: $$I_D = \sqrt{\frac{T_{JM} - T_C}{(R_{\theta JC}) \times (R_{DS}(on) \text{ at } T_{JM})}}$$
(5) See figure 4, maximum drain current graph.
(6) I_{DM} = 4 X I_{D1} as calculated in note (4).


Comments, suggestions, or questions on this document should be addressed to DLA Land and Maritime, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to Semiconductor@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at https://assist.dla.mil/.

AMSC N/A
FSC 5961

DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.

Ltr	Dimensions			
	Inches	Inches	MM	MM
	Min	Max	Min	Max
CD	.315	.355	8.00	9.01
CH	.160	.180	4.07	4.57
HD	.340	.370	8.64	9.40
LC	.200 BSC		5.08 BSC	
LD	.016	.021	0.41	0.53
LL	.500	.750	12.70	19.05
LU	.016	.019	0.41	0.48
L_1		.050		1.27
L_2	.250		6.35	
P	.070		1.78	
Q		.050		1.27
r		.010		0.25
TL	.029	.045	0.74	1.14
TW	.028	.034	0.71	0.86
α	45° BSC			
Term 1	Source			
Term 2	Gate			
Term 3	Drain			



NOTES:
1. Dimensions are in inches.
2. Millimeters are given for general information only.
3. Lead number 1 is the source, lead number 2 is the gate, lead 3 is the drain and is electrically connected to the case, lead number 4 is omitted from this outline.
* 4. Dimensions and tolerancing shall be in accordance with ASME Y14.5.

FIGURE 1. Physical dimensions for TO-205AF (2N7261 and 2N7262).

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.




FIGURE 2. Physical dimensions for LCC (2N7261U, 2N7261U5, 2N7262U, and 2N7262U5).

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.

Symbol	Dimensions			
	Inches	Inches	MM	MM
	Min	Max	Min	Max
BL	.345	.360	8.77	9.14
BW	.280	.295	7.11	7.49
CH	.095	.115	2.41	2.92
LL_1	.040	.055	1.02	1.40
LL_2	.055	.065	1.40	1.65
* LS	.050 BSC		1.30 BSC	
LS_1	.025 BSC		0.635 BSC	
LS_2	.008 BSC		0.203 BSC	
LW	.020	.030	0.51	0.76
Q_1	.105 REF		2.67 REF	
Q_2	.120 REF		3.05 REF	
Q_3	.045	.055	1.14	1.40
TL	.070	.080	1.78	2.03
TW	.120	.130	3.05	3.30

NOTES:
1. Dimensions are in inches.
2. Millimeters are given for general information only.
* 3. Dimensions and tolerancing shall be in accordance with ASME Y14.5.
4. The U5 suffix is the preferred suffix designation for this LCC package.

FIGURE 2. Physical dimensions for LCC (2N7261U, 2N7261U5, 2N7262U, and 2N7262U5) - Continued.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.

1.4 Primary electrical characteristics at T_C = +25°C.

Type (1)	Min $V_{(BR)DSS}$ V_{GS} = 0 I_D = 1.0 mA dc	$V_{GS(TH)}$ $V_{DS} \geq V_{GS}$ I_D = 1.0 mA dc Min	$V_{GS(TH)}$ $V_{DS} \geq V_{GS}$ I_D = 1.0 mA dc Max	Max I_{DSS1} V_{GS} = 0 V_{DS} = 80 percent of rated V_{DS}	Max $r_{DS(ON)}$ (2) V_{GS} = 12 V dc T_J = +25°C at I_{D2}	Max $r_{DS(ON)}$ (2) V_{GS} = 12 V dc T_J = +150°C at I_{D2}	E_{AS} at I_{D1}	I_{AS}
	V dc	V dc	V dc	µA dc	ohm	ohm	mJ	A
2N7261	100	2.0	4.0	25	0.180	0.390	130	8.0
2N7262	200	2.0	4.0	25	0.350	0.840	240	5.5

(1) Unless otherwise specified, electrical characteristics, ratings, and conditions for “U” and “U5” suffix devices (surface mount LCC) are identical to the corresponding non “U” and “U5” suffix devices.
(2) Pulsed (see 4.5.1).

1.5 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-19500, and as specified herein. See 6.4 for PIN construction example and 6.5 for a list of available PINs.

1.5.1 JAN certification mark and quality level for encapsulated devices. The quality level designators for encapsulated devices that are applicable for this specification sheet from the lowest to the highest level are as follows: “JANTXV” and "JANS".

* 1.5.2 Radiation hardness assurance (RHA) designator. The RHA levels that are applicable for this specification sheet from lowest to highest are as follows: "R", “F”, “G”, and "H". See 1.6 for RHA details.

1.5.3 Device type. The designation system for the device types of transistors covered by this specification sheet are as follows.

1.5.3.1 First number and first letter symbols. The transistors of this specification sheet use the first number and letter symbols "2N".

1.5.3.2 Second number symbols. The second number symbol for the transistors covered by this specification sheet is as follows: "7261" and “7262”.

1.5.3.3 Suffix letters. No suffix letters are used on devices that are packaged in the TO-205AF package of figure 1. The suffix letters "U" or “U5” are used on devices that are packaged in the LCC package of figure 2.

1.5.4 Lead finish. The lead finishes applicable to this specification sheet are listed on QPDSIS-19500.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.

* 1.6 Radiation features. The following radiation features are applicable for RHA devices supplied to this specification sheet.

* 1.6.1 Maximum total ionizing dose (TID). The maximum TID that RHA devices were tested to in accordance with condition A (dose rate = 50 to 300 rad(Si)/s) of method 1019 of MIL-STD-750 are as follows:

For device types 2N7261, 2N7261U, 2N7262, and 2N7262U: ..... 1000 krads(Si) 1/

* 1.6.2 Heavy ion irradiation SEE. SEE testing includes Single-Event Burnout (SEB) and Single-Event Gate Rupture (SEGR) tests at the specified linear energy transfer (LET) units. The following characterization conditions were used for the testing to the requirements herein:

For device type 2N7261, 2N7261U, 2N7261U5:
No SEB and SEGR were observed at surface LET (see table IV herein) ..... ≤ 37 MeV·cm2/mg 2/
(In-situ Bias V_{DS} = 100 V and V_{GS} = 0 V)
(In-situ Bias V_{DS} = 90 V and V_{GS} = -5 V)
(In-situ Bias V_{DS} = 70 V and V_{GS} = -10 V)
(In-situ Bias V_{DS} = 50 V and V_{GS} = -15 V)

For device type 2N7262, 2N7262U, 2N7262U5:
No SEB and SEGR were observed at surface LET (see table IV herein) ..... ≤ 37 MeV·cm2/mg 2/
(In-situ Bias V_{DS} = 100 V and V_{GS} = -10 V)
(In-situ Bias V_{DS} = 50 V and V_{GS} = -15 V)

See 6.8 for the specific RHA SEE characterization testing details.

1/ Manufacturers supplying these device types 2N7261, 2N7261U, 2N7262, and 2N7262U has performed characterization testing in accordance with condition A (dose rate = 50 - 300 rad(Si)/s) of method 1019 of MIL-STD-750. The radiation end point limits are guaranteed only to a maximum TID level of 1000 krads(Si).

2/ The manufacturers have performed SEE tests at Brookhaven National Lab Accelerator in accordance with method 1080 of MIL-STD-750. For more information on SEE testing and results, customers should contact the qualified manufacturer.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.

2. APPLICABLE DOCUMENTS

2.1 General. The documents listed in this section are specified in sections 3 and 4 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3 and 4 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 Specifications, standards, and handbooks. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500 - Semiconductor Devices, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750 - Test Methods for Semiconductor Devices.

* (Copies of these documents are available online at https://quicksearch.dla.mil).

2.3 Order of precedence. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as modified herein.

3.2 Qualification. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturer's list (QML) before contract award (see 4.2 and 6.3).

3.3 Abbreviations, symbols, and definitions. Abbreviations, symbols, and definitions used herein shall be as specified in MIL-PRF-19500 and as follows:

I_{AS} ..... Rated avalanche current, non-repetitive.
nC .....nano Coulomb.

3.4 Interface and physical dimensions. The interface and physical dimensions shall be as specified in MIL-PRF-19500 and on figures 1 (TO-205AF) and 2 (LCC) herein.

3.4.1 Lead finish. Lead finish shall be solderable as defined in MIL-PRF-19500, MIL-STD-750, and herein. Where a choice of lead material or finish is desired, it shall be specified in the acquisition document (see 6.2).

3.4.2 Internal construction. Multiple chip construction is not permitted.

3.5 Marking. Marking shall be in accordance with MIL-PRF-19500.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.

* 3.6 Electrostatic discharge sensitive (ESDS). The devices covered by this specification have been classified as ESDS. The devices shall be handled in accordance with the ESD program established to comply with the requirements of MIL-PRF-19500 to avoid damage due to the accumulation of static charge. The following handling practices shall be followed:

a. Devices should be handled on benches with conductive handling devices.

b. Ground test equipment, tools, and personnel handling devices.

c. Do not handle devices by the leads.

d. Store devices in conductive foam or carriers.

e. Avoid use of plastic, rubber, or silk in MOS areas.

f. Maintain relative humidity above 50 percent if practical.

g. Care should be exercised during test and troubleshooting to apply not more than maximum rated voltage to any lead.

h. Gate must be terminated to source, R ≤ 100 kΩ, whenever bias voltage is to be applied drain to source.

3.7 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.8 Electrical test requirements. The electrical test requirements shall be as specified in table I.

* 3.9 RHA. RHA requirements and test levels shall be as defined in MIL-PRF-19500 and herein. RHA characterization data shall be made available upon request of the acquiring or qualifying activity. After being tested for SEE as specified in 4.5.2 at the identified test location (see 6.8) using the exposure, beam and bias conditions listed in table IV, the device shall be capable of meeting the radiation end-point electrical limits of table II.

3.10 Workmanship. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

4. VERIFICATION

4.1 Classification of inspections. The inspection requirements specified herein are classified as follows:

a. Qualification inspection (see 4.2).

b. Screening (see 4.3).

c. Conformance inspection (see 4.4 and tables I and II herein).

4.2 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

4.2.1 Group E qualification. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not request the performance of table III tests, the tests specified in table III herein that were not performed in the prior revision shall be performed on the first inspection lot of this revision to maintain qualification.

* 4.2.1.1 (SEE). SEE (SEB/SEGR) shall be performed at initial qualification and thereafter whenever a process or design change which may affect radiation hardness (see table III and table IV). Upon qualification, manufacturers shall provide the SEE verification test conditions from section 5 of method 1080 of MIL-STD-750 that were used to qualify the device for inclusion herein.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.

4.3 Screening (JANS and JANTXV levels only). Screening shall be in accordance with, table E-IV of MIL-PRF-19500 and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

Screen (see table E-IV of MIL-PRF-19500) (1) (2)	Measurement JANS level	Measurement JANTXV levels
(3)	Gate stress test (see 4.3.1)	Gate stress test (see 4.3.1)
(3)	Method 3470 of MIL-STD-750, (see 4.3.2)	Method 3470 of MIL-STD-750, (see 4.3.2)
(3) 3c	Method 3161 of MIL-STD-750, (see 4.3.3)	Method 3161 of MIL-STD-750, (see 4.3.3)
9	I_{GSSF1}, I_{GSSR1}, I_{DSS1}, subgroup 2 of table I herein	Not applicable
10	Method 1042 of MIL-STD-750, test condition B	Method 1042 of MIL-STD-750, test condition B
11	I_{GSSF1}, I_{GSSR1}, I_{DSS1}, $r_{DS(on)1}$, $V_{GS(TH)1}$ Subgroup 2 of table I herein; ΔI_{GSSF1} = ±20 nA dc or ±100 percent of initial value, whichever is greater. ΔI_{GSSR1} = ±20 nA dc or ±100 percent of initial value, whichever is greater. ΔI_{DSS1} = ±10 μA dc or ±100 percent of initial value, whichever is greater.	I_{GSSF1}, I_{GSSR1}, I_{DSS1}, $r_{DS(on)1}$, $V_{GS(TH)1}$ Subgroup 2 of table I herein
12	Method 1042 of MIL-STD-750, test condition A	Method 1042 of MIL-STD-750, test condition A
13	Subgroups 2 and 3 of table I herein ΔI_{GSSF1} = ±20 nA dc or ±100 percent of initial value, whichever is greater. ΔI_{GSSR1} = ±20 nA dc or ±100 percent of initial value, whichever is greater. ΔI_{DSS1} = ±10 μA dc or ±100 percent of initial value, whichever is greater. $\Delta r_{DS(on)1}$ = ±20 percent of initial value. $\Delta V_{GS(TH)1}$ = ±20 percent of initial value.	Subgroup 2 of table I herein ΔI_{GSSF1} = ±20 nA dc or ±100 percent of initial value, whichever is greater. ΔI_{GSSR1} = ±20 nA dc or ±100 percent of initial value, whichever is greater. ΔI_{DSS1} = ±10 μA dc or ±100 percent of initial value, whichever is greater. $\Delta r_{DS(on)1}$ = ±20 percent of initial value. $\Delta V_{GS(TH)1}$ = ±20 percent of initial value.

(1) At the end of the test program, I_{GSSF1}, I_{GSSR1}, and I_{DSS1} are measured.
(2) An out-of-family program to characterize I_{GSSF1}, I_{GSSR1}, I_{DSS1}, $V_{GS(th)1}$, and $r_{DS(ON)1}$ shall be invoked.
(3) Shall be performed anytime after temperature cycling, screen 3a; JANTXV levels do not need to be repeated in screening requirements.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.

4.3.1 Gate stress test. Apply V_{GS} = +30 V minimum for t = 250 µs minimum.

* 4.3.2 Single pulse avalanche energy (E_{AS}). The test for single pulse avalanche energy shall be performed in accordance with method 3470 of MIL-STD-750. The following details shall apply:

a. Peak current (I_{AS}). ..... I_{AS}(max)·

b. Peak gate voltage (V_{GS})..... 10 V.

c. Gate to source resistor (R_{GS}) ..... $25\Omega \leq R_{GS} \leq 200\Omega$.

d. Initial case temperature (T_C) ..... +25°C +10°C, -5°C.

e. Inductance (L) ..... $L = \left[\frac{2\ E_{AR}}{(I_{DI})^2}\right]\left[\frac{V_{BR} - V_{DD}}{V_{BR}}\right]$ *nH minimum*

f. Number of pulses to be applied ..... 1 pulse minimum.

g. Supply voltage (V_{DD}) ..... 25 V for 2N7261, 2N7261U, 2N7261U5,
..... 50 V for 2N7262, 2N7262U, 2N7262U5.

4.3.3 Thermal impedance. The thermal impedance measurements shall be performed in accordance with method 3161 of MIL-STD-750 using the guidelines in that method for determining I_M, I_H, t_H, t_{SW}, (and V_H where appropriate). See table III, group E, subgroup 4 herein.

4.4 Conformance inspection. Conformance inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

4.4.1 Group A inspection. Group A inspection shall be conducted in accordance with table E-V of MIL-PRF-19500. End-point electrical measurements shall be in accordance with table I, subgroup 2 herein.

4.4.2 Group B inspection. Group B inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VIA (JANS) and table E-VIB (JANTXV) of MIL-PRF-19500 and herein.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.

4.4.2.1 Quality level JANS, table E-VIA of MIL-PRF-19500.

Subgroup	Method	Condition
B3	1051	Test condition G, 100 cycles.
B3	2075	See 3.4.2 herein.
B3	2077	Scanning electron microscope (SEM) qualification may be performed anytime prior to lot formation.
B3	2037	Test condition D, all internal wires for each device shall be pulled separately.
B4	1042	Condition D. No heat sink nor forced-air cooling on the device shall be permitted during the on cycle. The heating cycle shall be 30 seconds minimum.
B5	1042	Test condition A, V_{DS} = rated T_A = +175°C, t = 120 hours.
B5	1042	Condition B, V_{GS} = rated; T_A = 175°C; t = 24 hours.
B5	2037	Bond strength; test condition D.
B6	3161	Not applicable.

4.4.2.2 Quality level JANTXV, table E-VIB of MIL-PRF-19500.

Subgroup	Method	Condition
B2	1051	Test condition G, 25 cycles.
B3	1042	Test condition D; The heating cycle shall be 30 seconds minimum.
B4	2075	See 3.4.2 herein.
B5 and B6		Not applicable.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.

4.4.3 Group C inspection. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VII of MIL-PRF-19500 and as follows.

Subgroup	Method	Condition
C2	1056	Test condition B.
C2	2036	Test condition E; weight = 8 ounces, 3 arcs of 90 degrees (applicable to TO-205AF only).
C2	1021	Omit initial conditioning.
C5	3161	See 4.3.3, $R_{\theta JC(max)}$ = 5.0°C/W.
C6	1042	Test condition D. The heating cycle shall be 30 seconds minimum.

4.4.4 Group D Inspection. Group D inspection shall be conducted in accordance with table E-VIII of MIL-PRF-19500 and table II herein.

4.4.5 Group E inspection. Group E inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-IX of MIL-PRF-19500 and as specified in table III herein.

4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows.

4.5.1 Pulse measurements. Conditions for pulse measurement shall be as specified in section 4 of MIL-STD-750.

* 4.5.2 SEE. The heavy ion SEE (SEB/SEGR) characterization testing shall be performed in accordance with method 1080 of MIL-STD-750.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection.

Inspection 1/	MIL-STD-750		Symbol	Limits	Limits	Unit
	Method	Conditions		Min	Max	
Subgroup 1						
Visual and mechanical inspection	2071					
Subgroup 2						
Thermal impedance 2/	3161	See 4.3.3	$Z_{\theta JC}$			°C/W
Breakdown voltage, drain to source	3407	V_{GS} = 0, I_D = 1 mA dc, bias condition C	$V_{(BR)DSS}$			
2N7261, 2N7261U, 2N7261U5				100		V dc
2N7262, 2N7262U, 2N7262U5				200		V dc
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS}$ I_D = 1 mA dc	$V_{GS(TH)1}$	2.0	4.0	V dc
Gate current	3411	V_{GS} = +20 V dc, bias condition C, V_{DS} = 0	I_{GSSF1}		+100	nA dc
Gate current	3411	V_{GS} = -20 V dc, bias condition C, V_{DS} = 0	I_{GSSR1}		-100	nA dc
Drain current	3413	V_{GS} = 0, bias condition C, V_{DS} = 80 percent of rated V_{DS}	I_{DSS1}		25	µA dc
Static drain to source on-state resistance	3421	V_{GS} = 12 V dc, condition A, pulsed (see 4.5.1), I_D = I_{D2}	$r_{DS(on)1}$			
2N7261, 2N7261U, 2N7261U5					0.180	ohm
2N7262, 2N7262U, 2N7262U5					0.350	ohm
Static drain to source on-state resistance	3421	V_{GS} = 12 V dc, condition A, pulsed (see 4.5.1), I_D = I_{D1}	$r_{DS(on)2}$			
2N7261, 2N7261U, 2N7261U5					0.185	ohm
2N7262, 2N7262U, 2N7262U5					0.364	ohm
Forward voltage	4011	Condition A, I_D = I_{D1}, V_{GS} = 0	V_{SD}			
2N7261, 2N7261U, 2N7261U5					1.5	V
2N7262, 2N7262U, 2N7262U5					1.4	V

See footnote at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limits	Limits	Unit
	Method	Conditions		Min	Max	
Subgroup 3						
High-temperature operation:		$T_C = T_J = +125°C$				
Gate current	3411	V_{GS} = +20 V dc and -20 V dc, bias condition C, V_{DS} = 0	I_{GSS2}		± 200	nA dc
Drain current	3413	V_{GS} = 0, bias condition C,				
		V_{DS} = 100 percent of rated V_{DS}	I_{DSS2}		1.0	mA dc
		V_{DS} = 80 percent of rated V_{DS}	I_{DSS3}		0.25	mA dc
Static drain to source on-state resistance	3421	Condition A, V_{GS} = 12 V dc, pulsed (see 4.5.1), $I_D = I_{D2}$	$r_{DS(on)3}$			
2N7261, 2N7261U, 2N7261U5					0.350	ohm
2N7262, 2N7262U, 2N7262U5					0.6	ohm
Gate to source voltage (thresholds)	3403	$V_{DS} \geq V_{GS}$, I_D = 1 mA dc	$V_{GS(TH)2}$	1.0		V dc
Low-temperature operation:		$T_C = T_J = -55°C$				
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS}$, I_D = 1 mA dc	$V_{GS(TH)3}$		5.0	V dc
Subgroup 4						
Forward transconductance	3475	I_D = rated I_{D2}, V_{DD} = 15 V, pulsed (see 4.5.1)	g_{FS}			
2N7261, 2N7261U, 2N7261U5				2.5		S
2N7262, 2N7262U, 2N7262U5				2.5		S
Switching time test	3472	$I_D = I_{D1}$, V_{GS} = 12 V dc, R_G = 2.35Ω, V_{DD} = 50 percent of rated V_{DS}				
Turn-on delay time			$t_{d(on)}$			
2N7261, 2N7261U, 2N7261U5					25	ns
2N7262, 2N7262U, 2N7262U5					25	ns

See footnote at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limits	Limits	Unit
	Method	Conditions		Min	Max	
Subgroup 4 - Continued.						
Rise time			t_r			
2N7261, 2N7261U, 2N7261U5					32	ns
2N7262, 2N7262U, 2N7262U5					40	ns
Turn-off delay time			$t_{d(off)}$			
2N7261, 2N7261U, 2N7261U5					40	ns
2N7262, 2N7262U, 2N7262U5					60	ns
Fall time			t_f			
2N7261, 2N7261U, 2N7261U5					40	ns
2N7262, 2N7262U, 2N7262U5					45	ns
Subgroup 5						
Safe operating area test (high voltage)	3474	See figure 5, t_p = 10 ms minimum, V_{DS} = 80 percent of maximum rated V_{DS}, ($V_{DS} \leq$ 200)				
Electrical measurements		See table I, subgroup 2 herein.				
Subgroup 6						
Not applicable						
Subgroup 7						
Gate charge	3471	Condition B				
On-state gate charge			$Q_{G(on)}$			
2N7261, 2N7261U, 2N7261U5					50	nC
2N7262, 2N7262U, 2N7262U5					50	nC
Gate to source charge			Q_{GS}			
2N7261, 2N7261U, 2N7261U5					10	nC
2N7262, 2N7262U, 2N7262U5					10	nC

See footnote at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limits	Limits	Unit
	Method	Conditions		Min	Max	
Subgroup 7 - Continued.						
Gate to drain charge			Q_{GD}			
2N7261, 2N7261U, 2N7261U5					20	nC
2N7262, 2N7262U, 2N7262U5					25	nC
Reverse recovery time	3473	$d_i/ d_t \leq 100$ A/µs, $V_{DD} \leq 30$ V, $I_D = I_{D1}$	t_{rr}			
2N7261, 2N7261U, 2N7261U5					270	ns
2N7262, 2N7262U, 2N7262U5					400	ns

1/ For sampling plan, see MIL-PRF-19500.
2/ This test required for the following end-point measurements only:
Group B, subgroups 3 and 4 (JANS).
Group B, subgroups 2 and 3 (JANTXV).
Group C, subgroups 2 and 6.
Group E, subgroup 1.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.

TABLE II. Group D inspection.

Inspection 1/ 2/ 3/ 4/	MIL-STD-750 Method	MIL-STD-750 Conditions	Symbol	Pre R Min	Pre R Max	Pre F, G, and H 5/ Min	Pre F, G, and H 5/ Max	Post R Min	Post R Max	Post F, G, and H 5/ Min	Post F, G, and H 5/ Max	Unit
Subgroup 1												
Not applicable												
Subgroup 2		T_C = +25°C										
* Steady-state total dose irradiation (V_{GS} bias) 6/	1019	Condition A, V_{GS} = 12 V, V_{DS} = 0										
* Steady-state total dose irradiation (V_{DS} bias) 6/	1019	Condition A, V_{GS} = 0, V_{DS} = 80 percent of rated V_{DS} (pre-irradiation)										
End-point electrical												
Breakdown voltage, drain to source	3407	V_{GS} = 0, I_D = 1 mA, bias condition C	V_{BRDSS}									
2N7261				100		100		100		100		V dc
2N7262				200		200		200		200		V dc
Gate to source voltage (threshold)	3403	$V_{DS} \geq V_{GS}$ I_D = 1 mA	V_{GSth}									
2N7261				2	4	2	4	2	4	1.25	4.50	V dc
2N7262				2	4	2	4	2	4	1.25	4.50	V dc
Gate current	3411	V_{GS} = 20 V, V_{DS} = 0, bias condition C	I_{GSSF1}		100		100		100		100	nA dc
Gate current	3411	V_{GS} = -20 V, V_{DS} = 0, bias condition C	I_{GSSR1}		-100		-100		-100		-100	nA dc

See footnotes at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.

TABLE II. Group D inspection - Continued.

Inspection 1/ 2/ 3/ 4/	MIL-STD-750 Method	MIL-STD-750 Conditions	Symbol	Pre R Min	Pre R Max	Pre F, G, and H 5/ Min	Pre F, G, and H 5/ Max	Post R Min	Post R Max	Post F, G, and H 5/ Min	Post F, G, and H 5/ Max	Unit
Subgroup 2 - Continued.												
Drain current	3413	V_{GS} = 0 Bias condition C V_{DS} = 80 percent of rated V_{DS} (pre-irradiation)	I_{DSS}									
2N7261					25		25		25		50	µA dc
2N7262					25		25		25		50	µA dc
Static drain to source on-state voltage	3405	V_{GS} = 12 V condition A pulsed (see 4.5.1) $I_D = I_{D2}$	V_{DSon1}									
2N7261					0.9		0.9		0.9		1.2	V dc
2N7262					1.225		1.225		1.225		1.68	V dc
Forward voltage Source drain diode	4011	Condition A, V_{GS} = 0 $I_D = I_{D1}$	V_{SD}									
2N7261					1.5		1.5		1.5		1.5	V dc
2N7262					1.4		1.4		1.4		1.4	V dc

* 1/ For sampling plan, see MIL-PRF-19500. Inspection table lists Pre-irradiation limits (Pre) and Post-irradiation limits (Post).
2/ Group D qualification may be performed anytime prior to lot formation. Wafers qualified to these group D QCI requirements may be used for any other specification sheet utilizing the same die design.
3/ At the manufacturers option, group D samples need not be subjected to the screening tests, and may be assembled in its qualified package or in any qualified package that the manufacturer has data to correlate the performance to the designated package.
4/ Unless otherwise specified, electrical characteristics, ratings, and conditions for “U” and “U5” suffix devices (surface mount LCC) are identical to the corresponding non “U” or “U5” suffix devices.
5/ The F designation represent devices which pass end-points at both 100K and 300K rad (Si). The G designation represents devices which pass 100K, 300K, and 500K rad (Si) end-points. The H designation represents devices which pass 100K, 300K, 500K and 1000K rad (Si).
* 6/ Separate samples shall be selected for each bias.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.

TABLE III. Group E inspection (all quality levels) for qualification or re-qualification only.

Inspection	MIL-STD-750		Sample plan
	Method	Conditions	
Subgroup 1			45 devices c = 0
Temperature cycling	1051	Test condition G, 500 cycles	
Hermetic seal Fine leak Gross leak	1071		
Electrical measurements		See table I, subgroup 2	
Subgroup 2 1/			45 devices c = 0
Steady-state gate bias	1042	Condition B, 1,000 hours	
Electrical measurements		See table I, subgroup 2	
Steady-state reverse bias	1042	Condition A, 1,000 hours	
Electrical measurements		See table I, subgroup 2	
Subgroup 4			Sample size N/A
Thermal impedance curves		See MIL-PRF-19500.	
Subgroup 5			
Not applicable			
Subgroup 10			22 devices c = 0
Commutating diode for safe operating area test procedure for measuring dv/dt during reverse recovery of power MOSFET transistors or insulated gate bipolar transistors	3476	Test conditions shall be derived by the manufacturer	
Subgroup 11			3 devices
* SEE 2/ 3/	1080	See 1.6, 6.2, 6.8, and table IV	

1/ A separate sample for each test shall be selected.
2/ Group E qualification of SEE effect testing may be performed prior to lot formation. Qualification may be extended to other specification sheets utilizing the same structurally identical die design.
3/ Device qualification to a higher level LET is sufficient to qualify all lower level LETs.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.





FIGURE 3. Thermal impedance curves (all devices).

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.







FIGURE 4. Maximum drain current versus case temperature graphs.


Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.



2N7261, 2N7261U, 2N7261U5

FIGURE 5. Safe operating area graphs.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.



2N7262, 2N7262U, 2N7262U5

FIGURE 5. Safe operating area graphs - continued.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.

5. PACKAGING

5.1 Packaging. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory. The notes specified in MIL-PRF-19500 are applicable to this specification.)

6.1 Intended use. Semiconductors conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Acquisition requirements. Acquisition documents should specify the following:

a. Title, number, and date of this specification.

b. Packaging requirements (see 5.1).

c. Lead finish (see 3.4.1).

d. The complete PIN, see 1.5 and 6.5.

e. For acquisition of RHA designated devices, table II, subgroup 1 testing of group D herein is optional. If subgroup 1 is desired, it should be specified in the contract or order.


f. If SEE testing data is desired, it should be specified in the contract or order.

g. If specific SEE characterization conditions are desired (see section 6.8 and table IV), manufacturer's cage code should be specified in the contract or order.

6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML 19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DLA Land and Maritime, ATTN: VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail vqe.chief@dla.mil. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at https://assist.dla.mil.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.

6.4 PIN construction example. The PINs for encapsulated devices are construction using the following form.



6.5 List of PINs. The following is a list of possible PINs available on this specification sheet.

PINs for devices of the "TXV" quality level	PINs for devices of the "TXV" quality level with RHA (1)	PINs for devices of the "S" quality level	PINs for devices of the "S" quality level with RHA (1)
JANTXV2N7261	JANTXV#2N7261	JANS2N7261	JANS#2N7261
JANTXV2N7261U	JANTXV#2N7261U	JANS2N7261U	JANS#2N7261U
JANTXV2N7261U5	JANTXV#2N7261U5	JANS2N7261U5	JANS#2N7261U5
JANTXV2N7262	JANTXV#2N7262	JANS2N7262	JANS#2N7262
JANTXV2N7262U	JANTXV#2N7262U	JANS2N7262U	JANS#2N7262U
JANTXV2N7262U5	JANTXV#2N7262U5	JANS2N7262U5	JANS#2N7262U5

(1) The number sign (#) represent one of four RHA designators available on this specification sheet (“R”, “F”, “G”, or "H").

* 6.6 Substitution information. Devices covered by this specification are substitutable for the manufacturer's and user's PIN. This information in no way implies that manufacturer's PIN's are suitable for the military PIN.

Preferred types	Commercial types	Commercial types
	TO-205AF	LCC
2N7261, U 2N7262, U	IRHFX130 (1) IRHFX230 (1)	IRHEX130 (1) IRHEX230 (1)

(1) Replace “X” with number indicating qualified radiation hardness as follows:
7 = 100K Rad Si.
3 = 300K Rad Si.
4 = 500K Rad Si.
8 = 1,000K Rad Si.

6.7 JANHC and JANKC die versions. The JANHC and JANKC die versions of these devices are covered under performance specification sheet MIL-PRF-19500/657.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.

6.8 Application data.

* 6.8.1 Manufacturer specific irradiation data. Each manufacturer qualified to this slash sheet has characterized its devices to the requirements of MIL-STD-750 method 1080 and as specified herein. Since each manufacturer's characterization conditions can be different and can vary by the revision of method 1080 qualified to, the MIL-STD-750 method 1080 revision date and conditions used by each manufacturer for characterization have been listed in table IV for information only. SEE (SEB and SEGR) conditions and figures listed in section 6 are current as of the date of this specification sheet, please contact the manufacturer for the most recent conditions.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.


TABLE IV. Manufacturers characterization conditions.

Manufactures cage	Inspection	MIL-STD-750		Sample plan
		Method	Conditions	
69210 (Applicable to devices with a date code of 14 March 2012 and newer)	SEE 1/	1080.0	See MIL-STD-750E method 1080.0 dated 20 November 2006. See figure 6.	
	Electrical measurements		I_{GSSF1}, I_{GSSR1}, and I_{DSS1} in accordance with table I, subgroup 2	3 devices
*	SEE irradiation:		Fluence = 3E5 ±20 percent ions/cm^2 Flux = 2E3 to 2E4 ions/cm^2/sec, temperature = 25º ±5 °C	
*	(2N7261, 2N7261U, 2N7261U5)		Surface LET = 28 MeV-cm^2/mg ±5.0 %, range = 42.8 µm ±7.5%, Cu ion energy = 283.3 MeV ±7.5% In-situ bias conditions: V_{DS} = 100 V and V_{GS} = -10 V V_{DS} = 80 V and V_{GS} = -15 V V_{DS} = 60 V and V_{GS} = -20 V (nominal 4.53 MeV/nucleon at Brookhaven National Lab Accelerator)	
	(2N7262, 2N7262U, 2N7262U5)		In-situ bias conditions: V_{DS} = 190 V and V_{GS} = 0 V V_{DS} = 180 V and V_{GS} = -5 V V_{DS} = 170 V and V_{GS} = -10 V V_{DS} = 125 V and V_{GS} = -15 V (nominal 4.53 MeV/nucleon at Brookhaven National Lab Accelerator)	
*	(2N7261, 2N7261U, 2N7261U5)		Surface LET = 37 MeV-cm^2/mg ±5 %, range = 39 µm ±10%, Kr ion energy = 305 MeV ±7.5% In-situ bias conditions: V_{DS} = 100 V and V_{GS} = 0 V V_{DS} = 90 V and V_{GS} = -5 V V_{DS} = 70 V and V_{GS} = -10 V V_{DS} = 50 V and V_{GS} = -15 V (typical 3.77 MeV/nucleon at Brookhaven National Lab Accelerator)	
	(2N7262, 2N7262U, 2N7262U5)		In-situ bias conditions: V_{DS} = 100 V and V_{GS} = -10 V V_{DS} = 50 V and V_{GS} = -15 V (nominal 3.77 MeV/nucleon at Brookhaven National Lab Accelerator)	
	Electrical measurements		I_{GSSF1}, I_{GSSR1}, and I_{DSS1} in accordance with table I, subgroup 2	
			Upon qualification, all manufacturers should provide the verification test conditions to be added to this table.	


1/ I_{GSSF1}, I_{GSSR1}, and I_{DSS1} was examined before and following SEE irradiation to determine acceptability for each bias condition. Other test conditions in accordance with table I, subgroup 2, may be performed at the manufacturer's option.

* 2/ Manufacturer performed heavy ion SEE (SEB/SEGR) test at Brookhaven National Lab Accelerator for the MOSFET technology devices in accordance with method 1080 of MIL-STD-750. No single event burnout (SEB) and Single event gate rupture (SEGR) were observed to surface LET as stated above table IV and safe operating area (see figure 5). Limits are characterized at initial qualification and after any design or process changes which may affect the SEE(SEB/SEGR) characteristics. For more information on SEE (SEB/SEGR) test results, customers are requested to contact the manufacturer.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.



2N7261, 2N7261U, 2N7261U5



2N7262, 2N7262U, 2N7262U5

FIGURE 6. Typical single-event-effects safe-operating-area graphs.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.

6.9 Request for new types and configurations. Requests for new device types or configurations for inclusions in this specification sheet should be submitted to: DLA Land and Maritime, ATTN: VAC, Post Office Box 3990, Columbus, OH 43218-3990 or by electronic mail at Semiconductor@dla.mil or by facsimile (614) 693-1642 or DSN 850-6939.

* 6.10 Amendment notations. The margins of this specification are marked with asterisks to indicate modifications generated by this amendment. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Custodians:
Army - CR
* Navy - SH
Air Force - 85
NASA - NA
DLA - CC

Review activities:
Army - MI
Air Force - 19, 70

Preparing activity:
DLA - CC

(Project - 5961-2021-102)

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at https://assist.dla.mil/.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T03:56Z
Check the source to verify that this is the current version before use.