The documentation and process conversion measures necessary to comply with this document shall be completed by 12 March 2024.

INCH-POUND

MIL-PRF-19500/681E
w/AMENDMENT 3
12 December 2023
SUPERSEDING
MIL-PRF-19500/681E
w/AMENDMENT 2
18 November 2022

PERFORMANCE SPECIFICATION SHEET

RECTIFIER, SEMICONDUCTOR DEVICE, SILICON, SCHOTTKY, DUAL, CENTER TAP, FOR POWER APPLICATIONS, SURFACE MOUNT, TYPE 1N6843, QUALITY LEVELS JAN, JANTX, JANTXV, AND JANS

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

1. SCOPE

1.1 Scope. This specification covers the performance requirements for silicon, Schottky dual power rectifier diodes for use in high frequency switching power supplies and resonant power converters in a surface mount package. Four levels of product assurance (JAN, JANTX, JANTXV, and JANS) are provided for each device type as specified in MIL-PRF-19500.

1.2 Package outline. The device package outlines are a surface mount TO-276AA (U3, SMD-0.5) in accordance with figure 1, and a surface mount similar to TO-276AA (U3CE) in accordance with figure 2 for all encapsulated device types.

1.3 Maximum ratings. Unless otherwise specified, T_C = +25 °C.

Column 1	Column 2	Column 3	Column 4	Column 5	Column 6	Column 7	Column 8
Type	V_{RWM}	I_O (1) (2) T_C = +100 °C	I_{FSM} (2) T_C = +25 °C t_p = 8.3 ms	$R_{\theta JC}$ (2)	$R_{\theta JC}$ (3)	T_{STG} and T_J	C_J at 5 V
	V dc	A dc	A (pk)	°C/W	°C/W	°C	pF
1N6843CCU3, 1N6843CCU3CE	100	15	100	3.5	1.75	-65 to +150	275

(1) See temperature-current derating curves in figure 3.
(2) Each leg.
(3) Entire package.

1.4 Primary electrical characteristics. $R_{\theta JC}$ = 1.75 °C/W maximum for entire package. $R_{\theta JA}$ = 40 °C/W maximum each leg. $R_{\theta JC}$ = 3.5 °C/W maximum each leg, see figure 4.

Comments, suggestions, or questions on this document should be addressed to DLA Land and Maritime, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to Semiconductor@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at https://assist.dla.mil.

AMSC N/A
DISTRIBUTION STATEMENT A. Approved for public release. Distribution is unlimited.

FSC 5961

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:45Z
Check the source to verify that this is the current version before use.

1.5 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-19500, and as specified herein. See 6.4 for PIN construction example and 6.5 for a list of available PINs.

1.5.1 JAN certification mark and quality level. The quality level designators for encapsulated devices that are applicable for this specification sheet are "JAN", "JANTX", "JANTXV" and "JANS".

1.5.2 Device type. The designation system for the device types of power rectifiers covered by this specification sheet are as follows.

1.5.2.1 First number and first letter symbols. The power rectifiers of this specification sheet use the first number and letter symbols "1N".

1.5.2.2 Second number symbols. The second number symbols for the power rectifiers covered by this specification sheet are "6843".

1.5.3 Suffix symbols. The following suffix symbols are incorporated in the PIN for this specification sheet:

U3	Indicates a metal lid 3 pad surface mount package similar to a TO-276AA (SMD-0.5) (see figure 1).
U3CE	Indicates a ceramic lidded 3 pad surface mount package with enhanced PCB mount features, similar to a TO-276AA (SMD-0.5) (see figure 2).

1.5.4 Lead finish designator. The lead finishes applicable to this specification sheet are listed on QML-19500.

2. APPLICABLE DOCUMENTS

2.1 General. The documents listed in this section are specified in sections 3 and 4 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3 and 4 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 Specifications, standards, and handbooks. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500 – Semiconductor Devices, General Specification for.


DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750 – Test Methods for Semiconductor Devices.
* MIL-STD-883 - Test Method Standard for Microcircuits

(Copies of these documents are available online at https://quicksearch.dla.mil.)

2.3 Order of precedence. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:45Z
Check the source to verify that this is the current version before use.




Symbol	Dimensions				Symbol	Dimensions			
	Inches	Inches	mm	mm		Inches	Inches	mm	mm
	Min	Max	Min	Max		Min	Max	Min	Max
BL	.395	.405	10.03	10.29	LS1	.150	BSC	3.81	BSC
BW	.291	.301	7.39	7.65	LS2	.075	BSC	1.91	BSC
CH		.124		3.15	LW1	.281	.291	7.14	7.39
LH	.010	.020	0.25	0.51	LW2	.090	.100	2.29	2.54
LL1	.220	.230	5.59	5.84	Q1	.030		0.76	
LL2	.115	.125	2.92	3.18	Q2	.030		0.76	

NOTES:
1. Dimensions are in inches. Millimeters are given for general information only.
2. Terminal 1 is common cathode. Terminal 2 is anode 1 and terminal 3 is anode 2.

FIGURE 1. Physical dimensions and configuration of TO-276 (SMD-0.5) package.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:45Z
Check the source to verify that this is the current version before use.



Symbol	Dimensions			
	Inches	Inches	Millimeters	Millimeters
	Min	Max	Min	Max
BL	.395	.405	10.04	10.28
BW	.291	.301	7.40	7.64
CH		.122		3.09
LH	.008	.022	0.20	0.55
LW1	.271	.281	6.88	7.14
LW2	.075	.085	1.91	2.16
LL1	.208	.218	5.28	5.54
LL2	.087	.097	2.21	2.46
LS1	.165 BSC		4.19 BSC	
LS2	.083 BSC		2.10 BSC	
LS3	.053 BSC		1.35 BSC	
LS4	.234 BSC		5.93 BSC	
Q1	.060		1.52	
TERM 1	Drain			
TERM 2	Gate			
TERM 3	Source			

NOTES:
1. Dimensions are in inches, Millimeters are given for information only.
2. Dimension tolerances ±.005.
3. The lid shall be electrically isolated from the drain, gate, and source.
4. Standard final lead finish is solder alloy 63 percent Sn, 37 percent Pb.
5. Dimensions apply before solder finish.

* FIGURE 2. Dimensions and configuration (Similar to TO-276AA, SMD-0.5), with ceramic lid U3CE.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:45Z
Check the source to verify that this is the current version before use.

3. REQUIREMENTS

3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as specified herein.

3.2 Qualification. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturer's list (QML) before contract award (see 4.2 and 6.3).

3.3 Abbreviations, symbols, and definitions. Abbreviations, symbols, and definitions used herein shall be as specified in MIL-PRF-19500.

3.4 Interface requirements and physical dimensions. The interface requirements and physical dimensions shall be as specified in MIL-PRF-19500 and on figure 1 and figure 2 herein.

3.4.1 Lead finish. Lead finish shall be solderable in accordance with MIL-PRF-19500, MIL-STD-750, and herein. Where a choice of lead finish is desired, it shall be specified in the acquisition document (see 6.2).

3.4.2 Polarity. Polarity and terminal configuration shall be in accordance with figure 1 and figure 2.

* 3.4.3 Silicone die coating. The use of a silicone die coat requires a successful completion of method 5011 of MIL-STD-883, on each lot of silicon die coating for its intended applications.

3.5 Marking. Marking shall be in accordance with MIL-PRF-19500.

3.6 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I herein.

3.7 Electrical test requirements. The electrical test requirements shall be as specified in tables I and II herein.

3.8 Workmanship. Power rectifiers shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

4. VERIFICATION

4.1 Classification of inspections. The inspection requirements specified herein are classified as follows:

a. Qualification inspection (see 4.2).

b. Screening (see 4.3).

c. Conformance inspection (see 4.4 and tables I and II herein).

4.2 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

4.2.1 Group E inspection. Group E inspection shall be performed for qualification or re-qualification only. In case qualification was awarded to a prior revision of the specification sheet that did not request the performance of tables III tests, the tests specified in tables III herein that were not performed in the prior revision shall be performed on the first inspection lot of this revision to maintain qualification.

* 4.2.2 Silicone die coating. When silicon die coating is used, method 5011 of MIL-STD-883 shall be performed on that coating in the full MIL-PRF-19500 qualification process.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:45Z
Check the source to verify that this is the current version before use.

4.3 Screening (quality levels JANS, JANTXV, and JANTX only). Screening shall be in accordance with table E-IV of MIL-PRF-19500 and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

Screen	Measurements for JANS	Measurements for JANTX and JANTXV
(1) (2) 3b	Surge current (see 4.3.5)	Surge current (see 4.3.5)
(1) 3c	Thermal impedance (see 4.3.2)	Thermal impedance (see 4.3.2)
3d	Inductive avalanche energy test (see 4.3.4)	Inductive avalanche energy test (see 4.3.4)
* 5	Method 2052 of MIL-STD-750, PIND (see MIL-PRF-19500 and 4.3.6)	Not applicable
9, 10	Not applicable	Not applicable
11	V_{F2} and I_{R1}	V_{F2} and I_{R1}
12	See 4.3.1	See 4.3.1
13	Subgroup 2 and 3, of table I herein, V_{F2} and I_{R1}, excluding thermal impedance; ΔV_{F2} = ±50 mV (pk); ΔI_{R1} = ±100 percent from the initial value or ±10 µA whichever is greater.	Subgroup 2, of table I herein excluding thermal impedance; V_{F2} and I_{R1}; ΔV_{F2} = ±50 mV (pk); ΔI_{R1} = ±100 percent from the initial value or ±10 µA whichever is greater.
17	Dielectric withstanding voltage (see 4.3.3)	Dielectric withstanding voltage (see 4.3.3)

(1) Thermal impedance and surge current shall be performed any time after temperature cycling, screen 3a. Quality levels JANTX and JANTXV levels do not need to be repeated in screening requirements.
(2) Surge current testing shall precede thermal impedance.

4.3.1 Power burn-in conditions. Power burn-in conditions shall be performed in accordance with condition A of method 1038 of MIL-STD-750. The following details shall apply: T_J = +125°C minimum; V_R = 80 V dc.

4.3.2 Thermal impedance. The thermal impedance measurements shall be performed in accordance with method 3101 of MIL-STD-750 using the guidelines in that method for determining I_M, I_H, t_H, t_{MD} (and V_C where appropriate). See table III, subgroup 4 herein.

4.3.3 Dielectric withstanding voltage (for U3 and U3CE packages only). The test for dielectric withstanding voltage shall be performed in accordance with method 1081 of MIL-STD-750. The following details shall apply:

a. Magnitude of test voltage..... 600V dc.

b. Duration of application of test voltage..... 15 seconds (min).

c. Points of application of test voltage ..... All leads to case (bunch connection).

d. Method of connection..... Mechanical.

e. Kilovolt-ampere rating of high voltage source ..... 1,200 V/1.0 mA (min).

f. Maximum leakage current..... 1.0 mA.

g. Voltage ramp up time..... 500 V/second

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:45Z
Check the source to verify that this is the current version before use.

4.3.4 Inductive avalanche energy test. The inductive avalanche energy test is to be performed in accordance with method 4064 of MIL-STD-750 using the circuit as shown on figure 5 or equivalent. The Schottky rectifier under test must be capable of absorbing the reverse energy, as follows: I_{RM} = 1 A, V_{RSM} = 100 V minimum, L = 100 µH.

4.3.5 Surge current. The surge current test shall be performed in accordance with condition A of method 4066 of MIL-STD-750. The following details shall apply: One pulse, I_O = 0, V_{RWM} = 0, I_{FSM} = column 4 of 1.3 herein.

* 4.3.6 PIND. Not applicable in screening when devices are processed using alternative method and flow requirements approved by the qualifying activity, that includes incorporating the use of certified clean processing and silicone die coat. Instead, the PIND test performance shall be performed in group B3 and group C3, on a lot sample basis. PIND failures detected in group B or C will represent lot jeopardy and shall be evaluated for root cause and lot integrity.

4.4 Conformance inspection. Conformance inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

4.4.1 Group A inspection. Group A inspection shall be conducted in accordance with table E-V of MIL-PRF-19500 and table I herein.

4.4.2 Group B inspection. Group B inspection shall be conducted in accordance with the tests and conditions specified for subgroup testing in 4.4.2.1 for quality level JANS and 4.4.2.2 for quality levels JAN, JANTX, and JANTXV. Delta electrical measurements shall be in accordance with table II herein.

4.4.2.1 Quality level JANS (see table E-VIA of MIL-PRF-19500).

	Subgroup	Method	Condition
	B4	1037	Conditions for intermittent operation life for each diode is as follows: I_F = 2 A minimum, ΔT_C = +85 °C minimum.
*	B3	2052	PIND, required if not performed in screening. (22 devices, c = 0 for large lots, 12 devices, c = 0 for small lots).
	B5	1038	Conditions for steady-state operation life (accelerated) is as follows: Condition A, V_R =80 V dc, T_J =+125 °C minimum, t = 240 hrs minimum; (heat sinking allowed).

4.4.2.2 Quality levels JAN, JANTX, and JANTXV (table E-VIB of MIL-PRF-19500).

Subgroup	Method	Condition
B3	1037	Conditions for intermittent operation life for each diode is as follows: I_F = 2 A minimum, ΔT_C = +85 °C minimum.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:45Z
Check the source to verify that this is the current version before use.

4.4.3 Group C inspection. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VII of MIL-PRF-19500. Delta measurements shall be in accordance with table II herein.

	Subgroup	Method	Condition
	C2	2036	Not applicable.
*	C3	2052	PIND, required if not performed in screening. (JANS only, 22 devices, c = 0 for large lots, 12 devices, c = 0 for small lots).
	C5	3101	Limit for thermal resistance is 3.5 °C/W for each leg.
	C6	1037	Conditions for intermittent operation life for each diode is as follows: I_F = 2 A minimum, ΔT_C = +85 °C, minimum.

4.4.4 Group E inspection. Group E inspection shall be conducted in accordance with the tests and conditions specified for subgroup testing in table E-IX of MIL-PRF-19500, and table III herein. Delta electrical measurements shall be in accordance with table II herein.

4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables as follows.

4.5.1 Pulse measurements. Conditions for pulse measurement shall be as specified in section 4 of MIL-STD-750.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:45Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection.

Inspection 1/	MIL-STD-750		Symbol	Limits	Limits	Unit
	Method	Conditions		Min	Max	
Subgroup 1						
Visual and mechanical examination	2071					
Subgroup 2						
Thermal impedance 2/	3101	See 4.3.2	$Z_{\theta JX}$			°C/W
Forward voltage	4011	Condition B, pulsed test (see 4.5.1)				
		I_F = 5 A (pk)	V_{F1}		0.77	V
		I_F = 15 A (pk)	V_{F2}		1.03	V
		I_F = 30 A (pk)	V_{F3}		1.27	V
Reverse current	4016	Condition A or B, V_R = 100 V	I_{R1}		0.010	mA dc
Subgroup 3						
High temperature operation:		T_C = +125 °C				
Forward voltage	4011	Condition B, pulsed test (see 4.5.1)				
		I_F = 5 A (pk)	V_{F4}		0.65	V
		I_F = 15 A (pk)	V_{F5}		0.77	V
		I_F = 30 A (pk)	V_{F6}		0.95	V
Reverse current	4016	Condition A or B, V_R = 100 V	I_{R2}		5.0	mA
Low temperature operation:		T_C = −55 °C				
Forward voltage	4011	Condition B, pulsed test (see 4.5.1)				
		I_F = 5 A (pk)	V_{F7}		0.95	V
		I_F = 15 A (pk)	V_{F8}		1.18	V
		I_F = 30 A (pk)	V_{F9}		1.43	V
Subgroup 4						
Junction capacitance	4001	V_R = 5 V dc, f = 1 MHz, V_{SIG} = 50 mV (p-p)	C_J		275	pF
Subgroup 5						
Not applicable						

See footnotes at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:45Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection − Continued.

Inspection 1/	MIL-STD-750		Symbol	Limits	Limits	Unit
	Method	Conditions		Min	Max	
Subgroup 6						
Surge current	4066	Condition A, see column 4 of 1.3, ten surges each leg, 1 minute between each surge, (see 4.5.1)				
Electrical measurements		See table I, subgroup 2 herein				
Subgroup 7						
Dielectric withstanding voltage	1016	V_R = 500 V dc; all leads shorted; measure from leads to case	I_{RES}		10	µA
Scope display evaluation	4023	Condition A, stable only				
Electrical measurements		See table I, subgroup 2 herein				

1/ For sampling plan, see MIL-PRF-19500.
2/ For end-point measurements, this test is required for the following subgroups:
Group B, subgroups 3 and 4 (JANS).
Group B, subgroups 2 and 3 (JAN, JANTX, and JANTXV).
Group C, subgroup 2 and 6.
Group E, subgroup 1.

TABLE II. Delta electrical measurements for groups B, C, and E. 1/ 2/ 3/ 4/ 5/ 6/

Step	Inspection	MIL-STD-750		Symbol	Limits	Limits	Unit
		Method	Conditions		Min	Max	
1.	Forward voltage	4011	Condition B; I_F = 15 A (pk) pulsed (see 4.5.1)	ΔV_{F2}	±50 mV dc from initial reading.		
2.	Reverse current leakage	4016	Condition A or B, V_R = 100 V	ΔI_{R1}	±100 percent of initial reading or ±10µA, whichever is greater.		


1/ The delta electrical measurements for group B inspection for quality level JANS (table E-VIA of MIL-PRF-19500) for subgroups 4 and 5 shall include the measurements of steps 1 and 2 of this table.
2/ The delta electrical measurements for group B inspection for quality levels JAN, JANTX and JANTXV (table E-VIB of MIL-PRF-19500) for subgroups 3 and 6 shall include the measurements of steps 1 and 2 of this table.
3/ The delta electrical measurements for group C inspection (table E-VII of MIL-PRF-19500) for subgroup 6 shall include the measurements of steps 1 and 2 of this table for all quality levels.
4/ The delta electrical measurements for group E inspection (table E-IX of MIL-PRF-19500 and table III herein) for subgroups 1 and 2 shall include the measurements of steps 1 and 2 of this table.
5/ Devices which exceed the table I limits for these tests shall not be accepted.
6/ For each leg.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:45Z
Check the source to verify that this is the current version before use.

TABLE III. Group E inspection (all quality levels) − for qualification and requalification only.

Inspection	MIL-STD-750		Sample plan
	Method	Conditions	
Subgroup 1			45 devices, c = 0
Temperature cycling (air to air)	1051	Test condition G, 500 cycles, -55 °C to +150 °C.	
Hermetic seal	1071	Fine and gross leak.	
Electrical measurements		See table I, subgroup 2, and table II.	
Subgroup 2			45 devices, c = 0
Blocking life	1048	T_C = +125 °C, V_R = 80 percent of rated voltage (see 1.3, column 2 herein), t = 1,000 hours.	
Electrical measurements		See table I subgroup 2, and table II.	
Subgroup 3			5 devices, c = 0
Surge current	4066	Condition A, T_A = +25 °C, I_{FSM} = 100 A, 10 surges of 8.3 ms superimposed on I_O. V_R = 0; I_O = 10 A pk half sine wave, continuous, performed on each leg.	
Electrical measurements		See table I, subgroup 2 (except thermal impedance).	
Subgroup 4			Sample size, N/A
Thermal impedance curves		See MIL-PRF-19500.	

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:45Z
Check the source to verify that this is the current version before use.



NOTES:

1. All devices are capable of operating at ≤ T_J specified on this curve. Any parallel line to this curve will intersect the appropriate current for the desired maximum T_J allowed.
2. Derate design curve constrained by the maximum junction temperature (T_J ≤ 150 °C) and current rating specified (see 1.3 herein).
3. Derate design curve chosen at T_J ≤ 125 °C, where the maximum temperature of electrical test is performed.
4. Derate design curves chosen at T_J ≤ 125 °C, and 110 °C to show current rating where most users want to limit T_J in their application.

FIGURE 3. Temperature-current derating curve (for each leg).

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:45Z
Check the source to verify that this is the current version before use.





FIGURE 4. Thermal impedance (for each leg).

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:45Z
Check the source to verify that this is the current version before use.



Input pulse R_{in} = 50 ohms, 1 watt
V_G = 10 Volts, R_S = 0.1 ohms, 1 watt
Z_G = 50 ohms
L = 100 µH
P.W. ≈ 30 µs
Duty cycle ≤ 1 percent, T = 2N6766 (IRF250 or equivalent)

Procedure:
1. With S open, adjust pulse width to test current of 1 amp across R_S.
2. Close S, verify test current with current sense.
3. Read peak output voltage (see 4.3.4).

FIGURE 5. Avalanche energy test circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:45Z
Check the source to verify that this is the current version before use.

5. PACKAGING

5.1 Packaging. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory. The notes specified in MIL-PRF-19500 are applicable to this specification.)

6.1 Intended use. Semiconductors conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Acquisition requirements. Acquisition documents should specify the following:

a. Title, number, and date of this specification.


b. Packaging requirements (see 5.1).

c. Lead finish (see 3.4.1).

d. The complete PIN, see 1.5 and 6.5.

6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML-19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DLA Land and Maritime, ATTN: VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail vqe.chief@dla.mil. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at https://qpldocs.dla.mil.

6.4 PIN construction example. The PINs for encapsulated devices are constructed using the following form:



Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:45Z
Check the source to verify that this is the current version before use.

6.5 List of PINs. The following is a list of possible PINs available on this specification sheet.

Base quality level	Quality level "TX"	Quality level "TXV"	Quality level "S"
JAN1N6843CCU3	JANTX1N6843CCU3	JANTXV1N6843CCU3	JANS1N6843CCU3
JAN1N6843CCU3CE	JANTX1N6843CCU3CE	JANTXV1N6843CCU3CE	JANS1N6843CCU3CE

6.6 Cross reference substitution list. A PIN for PIN replacement table follows and these devices are directly interchangeable. The 1N6843U3 is directly substitutable for the 1N6843.

Non-preferred PIN	Preferred PIN
30CXXQ100	JANS, JANTXV, JANTX, JAN1N6843CCU3, U3CE
1N6843	JANS, JANTXV, JANTX, JAN1N6843CCU3, U3CE
1N6843U3, U3CE	JANS, JANTXV, JANTX, JAN1N6843CCU3, U3CE

6.7 Request for new types and configurations. Requests for new device types or configurations for inclusions in this specification sheet should be submitted to: DLA Land and Maritime, ATTN: VAC, Post Office Box 3990, Columbus, OH 43218-3990 or by electronic mail at Semiconductor@dla.mil or by facsimile (614) 692-6939 or DSN 850-6939.

6.8 Amendment notations. The margins of this specification are marked with asterisks to indicate modifications generated by this amendment. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations.

Custodians:
Army − CR
Navy − SH
Air Force − 85
NASA − NA
DLA − CC

Review activities:
Army − MI
Air Force − 19

Preparing activity:
DLA − CC

(Project 5961-2024-007)

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at https://assist.dla.mil.

Source: https://assist.dla.mil -- Downloaded: 2026-10-19T04:45Z
Check the source to verify that this is the current version before use.