MIL-C-14882A(AR)
30 June 1981
SUPERSEDING
MIL-C-14882(AR)
2 MARCH 1970

MILITARY SPECIFICATION

CIRCUIT CARD ASSEMBLY: 10559295 REPLY GATING

This specification is approved for use by the US Army Armament Research and Development Command (ARRADCOM) and is available for use by all Departments and Agencies of the Department of Defense.

1. SCOPE

1.1 Scope. This specification establishes the requirements and quality assurance provisions for the Circuit Card Assembly: 10559295 Reply Gating which is the A4 component of the Electronics Unit, 11743131.

2. APPLICABLE DOCUMENTS

2.1 Issues of documents. The following documents of the issue in effect on date of invitation for bids or request for proposal, form a part of this specification to the extent specified herein.

SPECIFICATION

MILITARY

MIL-F-13926	Fire Control Material; General Specification Governing the Manufacture and Inspection of
MIL-I-45607	Inspection Equipment, Supply and Maintenance of
MIL-STD-45662	Calibration System Requirements

STANDARDS

MILITARY

MIL-STD-105	Sampling Procedures and Tables for Inspection by Attributes
MIL-STD-810	Environmental Test Methods

Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use in improving this document should be addressed to: Commander, US Army Armament Research and Development Command, Attn. DRDAR-QA, Dover, New Jersey 07801 by using the self-addressed Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter.

FSC: 1240

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T05:02Z
Check the source to verify that this is the current version before use.

DRAWINGS

ARRADCOM

10559295	Circuit Card Assembly - Reply Gating

Inspection Equipment

11750202	Automatic Card and Unit - Test Set
11750432	Adapter, Relay Gating
11821458	Shock Adapter, Plate Vib Horz-Vert Plane/ Shock Z
11821520	Automatic Test Assembly Central Processor Unit
11821647	Vibration/Shock Test Fixture

Packaging Data Sheet

P10559295	Packaging of Circuit Card Assembly - Reply Gating 10559295

(Copies of specifications, standards, drawings, and publications required by contractors in connection with specific procurement functions should be obtained from the procuring activity or as directed by the contracting officer.)

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T05:02Z
Check the source to verify that this is the current version before use.

3. REQUIREMENTS

3.1 Fabrication. The reply gating circuit card assembly, herein referred to as the assembly, shall be manufactured in accordance with Drawing 10559295 and drawings pertaining thereto and, when assembled, shall meet the requirements of this specification. (See 4.5.1)

3.1.1 Function. The assembly shall provide the following functions:

Function Designation

a. Reset time
b. 10KM gate
c. Range inhibit
d. Range gate
e. Counters reset
f. Counters crystal oscillator frequency
g. Clock pulse count
h. Replies counter
i. Test circuitry-manual
j. Malfunction 7
k. Test oscillator

3.1.2 General specifications. The following provisions of MIL-F-13926 apply: (See 4.5.1)

a. Order of precedence
b. Dimensions and tolerances
c. Inorganic protective surface finishes
d. Part identification and marking
e. Workmanship

3.1.3 Ambient conditions. Standard ambient conditions shall be as follows:

a.	Temperature	$73^{o} \pm 18^{o}F$
b.	Relative humidity	50 percent + 30 percent
c.	Atmospheric pressure	28.5 + 2.0 -3.0 in. Hg.

3.2 First article. When specified (see 6.2), the contractor shall furnish sample units for first article inspection and approval (see 4.4 and 6.2).

3.3 Performance. Unless otherwise specified, the assembly shall meet the performance requirements specified herein under standard ambient conditions of 3.1.3.

3.3.1 Loads, power and signals. Switch, S1, shall be depressed during requirements 3.3.1.1 through 3.3.1.8.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T05:02Z
Check the source to verify that this is the current version before use.

TABLE I. Loads, power and signals.

Item	Condition	Characteristics	Connections
1.0	Loads		Connect between the following pins of P1:
1.1	NAND Gage	4 gates - DT micro 1 946	1A and 36B
1.2	NAND Gage	3 gates - DT micro 1 946	26B and 36B
1.3	NAND Gate	3 gates - DT micro 1 946	25A and 36B
1.4	NAND Gage	3 gates - DT micro 1 946	24B and 36B
1.5	NAND Gate	5 gates - DT micro 1 946	2B and 36B
1.6	NAND Gate	3 gates - DT micro 1 946	3A and 36 B
1.7	NAND Gate	3 gates - DT micro 1 946	4B and 36B
1.8	Resistor	1500 ohms ±5%	12B and 15A
1.9	Resistor	1500 ohms ±5%	6B and 15A
2.0	Power sources	Tolerance (volts) / Maximum ripple (mV p-p)	Applied between the following pins of P1:
2.1	5 Vdc	±.2 / 25	15A(+)and 16B(-)
2.2	15Vdc	±.7 / 25	15B(+)and 36B(-)
3.0	Signal source		Applied as specified herein
3.1	Digital type-A	Logical one: 4 ±1 volts Logical zero: .2 ± .2 volt Pulse width and pulse repetition rate variable and as specified herein	

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T05:02Z
Check the source to verify that this is the current version before use.

3.3.1.1 Turn-on reset time. With the application of the 5-Vdc supply voltage of table I, the waveform and time interval of the output at P1-29A shall be as shown in figure 1. (See 4.6.2.1)





FIGURE 1. Reset time.

3.3.1.2 10-KM gate. With the type -A signal of table I adjusted as shown on figure 2, and applied to P1-10B, the output at P1-12B shall be as shown on figure 2. (See 4.6.2.2)



OUTPUT $t_r \leq$ 400 NANOSECONDS (ns) (10 TO 90% OF VOLTAGE)
INPUT AND OUTPUT $t_f \leq$ 100 ns (90 TO 10% OF VOLTAGE)

FIGURE 2. 10-KM gate waveform.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T05:02Z
Check the source to verify that this is the current version before use.

3.3.1.3 Minimum range inhibit. With the digital input signal of table I applied to the input pins as specified in table II, but with the signal to P1-29A momentarily a logical zero for each item except item 5, the digital output signal shall appear at the output pin as specified in table II for each condition. (See 4.6.2.3)

TABLE II. Minimum range inhibit.

Item	Input Pins of P1 1/							P1 Output
	13A	32B	34B	10B	9A	29A	27A	6B
1	1	0	1	1	1	1	1	H
2	1	0	1	0	1	1	1	H
3	1	0	1	1	0	1	1	H
4	1	0	1	0	0	1	1	L
5	1	0	1	0	0	0	1	H
6	1	0	1	0	0	1	0	H

1/ Legend: 1 = logical one, type-A
0 = logical zero, type-A
H = 4.2 ±1V
L = 0.2 ±0.2V

3.3.1.4 Maximum range gate. With the digital type-A signals of table I applied in the following sequence for each item of table III: (See 4.6.2.4)

a. Logical zero to P1-32B.
b. Digital signals to the group of input pins specified in table III.
c. Momentarily logical zero to P1-13A and then P1-29A.
d. Waveforms of figure 3 to the specified pins.

The voltages at the output pins shall be as specified in table III for each input condition.

Source: https://assist.dla.mil -- Downloaded: 202610-18T05:02Z
Check the source to verify that this is the current version before use.




FIGURE 3. TYPE-A signal inputs to P1-9A and P1-10B-- maximum range gate.

3.3.1.5 Counters 1, 2, and 3 reset. With the digital type-A signal of table I applied as specified in table IV, and the waveforms of figure 4 applied last, followed by a momentary logical zero type-A signal applied again to P1-29A, the voltage at P1-24B, P1-25A and P1-26B shall be .2 ±.2 Vdc. (See 4.6.2.5)

TABLE IV. Counters reset.

P1 Input	Type-A signal
29A	Momentarily logical zero
31A	Logical one
27A	Logical zero
32B	Logical zero
9A	Waveform of figure 4
10B	Waveform of figure 4

Source: https://assist.dla.mil -- Downloaded: 202610-18T05:02Z
Check the source to verify that this is the current version before use.




FIGURE 4. TYPE-A signal inputs to P1-9A and P1-10B—counters.

3.3.1.6 Counters 1, 2 and 3 crystal oscillator frequency. With the digital signals of table I applied as specified in table IV, and waveform of figure 4 applied last, the waveform shown on figure 5 shall appear at P1-24B, P1-25A, and P1-26B at a frequency of 14.990 ± .002 MHz or 14.9855 ±0.002 MH_z. (See 4.6.2.6)



FIGURE 5. Counter 1, 2, 3 waveform.

3.3.1.6.1 Inhibit signal. With the operating conditions of 3.3.1.6 in effect, applying the waveform shown on figure 6 as specified shall inhibit the square wave outputs at P1-24B, P1-25A, and P1-26B within 75 ns. The steady state output voltages shall be either 3.5 ±1 Vdc or .2 ±.2 Vdc.




FIGURE 6. Inhibit signal.

Source: https://assist.dla.mil -- Downloaded: 202610-18T05:02Z
Check the source to verify that this is the current version before use.

3.3.1.7 Clock pulse count. With the digital signals of table I applied as specified in table V, and the waveforms of figure 7 applied last, the number of pulses appearing at P1-24B, P1-25A, and P1-26B shall be as specified in table VI. (See 4.6.2.7)

TABLE V. Clock waveform.

P1 Input	TYPE-A Signal
29A	Momentarily logical zero
31A	Logical one
27A	Logical zero
32B	Logical zero
10B	Waveform of figure 7
9A	Waveform of figure 7

TABLE VI. Clock pulse count.

P1 Output	Number of pulses
24B	50 ± 1
25A	100 ± 1
26B	150 ± 1




FIGURE 7. "A" trigger and video waveforms.

Source: https://assist.dla.mil -- Downloaded: 202610-18T05:02Z
Check the source to verify that this is the current version before use.

3.3.1.8 Replies counter. With the digital signals of table I applied as specified in table VII, followed by the application of the input signals shown on figure 8 to the specified pins, the output wave forms shown on figure 8 shall appear at the specified pins. The signals may be recurring. (See 4.6.2.8)

TABLE VII. Replies counter.

P1 Input	TYPE-A signal
32B	Logical zero
31A	Logical one
27A	Logical zero
13A	Momentarily logical zero




FIGURE 8. Output waveforms.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T05:02Z
Check the source to verify that this is the current version before use.

3.3.1.9 Test circuitry. (See 4.6.2.9)

3.3.1.9.1 Manual. With the following sequential input conditions:

a. Logical one type-A signal applied to P1-31A, logical zero type-A signal applied to P1-27A and P1-34B.

b. Switch S1 depressed.

c. Logical zero type-A signal applied momentarily to P1-13A and with repeated application four times, of the signals of figure 9 to the specified pins.

The voltages at the output pins shall be as specified in table VIII.




FIGURE 9. Test signals.

TABLE VIII. Output voltages.

Waveforms Application	Output		
	P1-1A	P1-2B	P1-3A
1st	3.5 ±1 V	0.2 ±.2 V	0.2 ±.2 V
2nd	0.2 ±.2 V	3.5 ±1 V	0.2 ±.2 V
3rd	3.5 ±1 V	3.5 ±1 V	0.2 ±.2 V
4th	0.2 ±.2 V	0.2 ±.2 V	3.5 ±1 V

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T05:02Z
Check the source to verify that this is the current version before use.

3.3.1.9.2 Malfunction 7. With the digital signals of table I applied as specified in table IX, switch S1 depressed, and with the waveforms of figure 9 applied as specified, the output voltage at P1-5A shall be as shown on figure 10.

TABLE IX. Malfunction signals.

P1 Input	TYPE-A Signal
31A	Logical one
34B	Logical zero
27A	Logical zero
13A	Momentarily logical zero




FIGURE 10. Output waveforms.

3.3.1.9.2.1 Output voltage. With the logical zero type-A signal of table I applied momentarily to P1-29A and with a logical zero type-A signal applied to P1-13A, the output at P1-5A shall be 4.2 ±1 Vdc.

3.3.1.9.3 Test oscillator. With the logical zero type-A signal of table I applied to P1-32B and P1-34B, the outputs at the indicated pins shall be as specified on figure 11.




FIGURE 11. Oscillator waveforms.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T05:02Z
Check the source to verify that this is the current version before use.

3.4 Environmental.

3.4.1 Shock. The assembly shall be capable of operating as specified herein after exposure under the conditions of 3.1.3 to three half sine wave shock pulses of 40 ± 4 gravity unit (g) for a duration of 18 ± 3 milliseconds (msec) applied in each direction along three mutually perpendicular axes. In addition, the assembly shall be capable of withstanding three half sine wave shock pulses of 100.0 ± 10.0 g for a duration of 1.5 ± 0.2 msec applied in each direction along three mutually perpendicular axes. (See 4.6.3.1)

3.4.2 Vibration. The assembly shall be capable of operating as specified herein after exposure under the conditions of 3.1.3 to the vibration profile of figure 12. Duration of exposure shall be not less than 80 minutes in each of three mutually perpendicular axes. (See 4.6.3.2)

3.4.3 Operating temperature. The assembly shall be capable of operating as specified herein over the operating temperature range of -25°F to +125°F. (See 4.6.3.3, 4.6.3.4 and 4.6.3.5)

3.4.4 Storage temperature. The assembly shall be capable of operating as specified herein after exposure to storage temperatures ranging from -65°F to 160°F. (See 4.6.3.3, 4.6.3.4 and 4.6.3.5).

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T05:02Z
Check the source to verify that this is the current version before use.




FIGURE 12. Vibration profile.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T05:02Z
Check the source to verify that this is the current version before use.

4. QUALITY ASSURANCE PROVISIONS

4.1 Responsibility for inspection. Unless otherwise specified in the contract, the contractor is responsible for the performance of all inspection requirements as specified herein. Except as otherwise specified in the contract, the contractor may use his own or any other facilities suitable for the performance of the inspection requirements specified herein, unless disapproved by the Government. The Government reserves the right to perform any of the inspections set forth in the specification where such inspections are deemed necessary to assure supplies and services conform to prescribed requirements.

4.2 Classification of inspections. The inspection requirements specified herein are classified as follows:

1. First article inspection (see 4.4).
2. Quality conformance inspection (see 4.5).

4.3 Inspection conditions. Unless otherwise specified, all inspections shall be performed in accordance with the quality assurance provisions of MIL-F-13926 and the conditions of 3.1.3.

4.4 First article. The requirement for first article approval and the designation of responsbility for first article inspection to either the Government or the contractor shall be specified in the contract.

4.4.1 Sample. The first article sample shall be three assemblies selected at random by the Govoernment representative from the first fifteen production assemblies.

4.4.2 Inspection. The sample shall be subjected to all the inspections specified in tables X, XI and XII.

4.4.3 Failure. Failure of any assembly to meet any requirement shall be cause for refusal to grant first article approval. The Government reserves the right to terminate first article inspection upon any failure of any assembly to comply with any stated requirement.

4.4.4 Responsibility. The contractor, whether or not responsible, shall inspect the sample for conformance to all contractual requirements and shall submit a record of this inspection with the sample and certificates of conformance for materials. The Government reserves the right to witness inspections performed by the contractor.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T05:02Z
Check the source to verify that this is the current version before use.

4.5 Quality conformance inspection.

4.5.1 Procurement conditions. The following inspection plans shall apply where the assembly is procured for use as a:

Use	Plan
a. Logistics spare assembly apart from the next higher assembly	A and C
b. Component assembly of the next higher assembly	B and C

4.5.2 Inspection plan A.

4.5.2.1 General sample and tests. One assembly, as a control sample, shall be selected at random by the Government representative from each 100 assemblies produced and shall be subjected to all the tests in table XI.

4.5.2.2 Environmental sample and tests. Three assemblies, as a control sample, shall be selected at random by the Government representative from each 50 assemblies produced or from each month's production, whichever occurs first. All the tests in table XII shall be applied separately to each assembly in the sample.

4.5.2.3 Acceptance. Where any one assembly of either sample fails to meet any specified requirement, the lot shall be rejected. Rejected lots shall be subject to the provisions of MIL-STD-105.

4.5.3 Inspection plan B.

4.5.3.1 Sample and tests. The sample shall be selected by the Government representative in accordance with the provisions of MIL-STD-105. All the tests in table XI and only the test of item 307 in table XII shall be applied.

4.5.3.2 Acceptance. Acceptance and rejection shall be in accordance with MIL-STD-105.

4.5.4 Inspection plan C.

4.5.4.1 Sample and tests. Each assembly in every lot shall be subjected to all the tests in table X and shall be examined visually for completeness, improper assembly and evidence of poor workmanship.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T05:02Z
Check the source to verify that this is the current version before use.

4.5.4.2 Acceptance. Where any one assembly fails to meet any specified requirement, the defective assembly shall be removed from the lot and resubmitted only after all defects have been corrected.

4.5.5 Inspection equipment. Unless otherwise specified in the contract, the contractor shall supply, maintain and calibrate inspection equipment in accordance with the provisions of MIL-I-45607 and MIL-STD-45662.

4.5.6 Packaging inspection. The sampling and inspection of the preservation - packaging, packing and container marking shall be in accordance with the provisions of packaging data sheet P10559295.

TABLE X. Performance tests.

Item	Characteristic	Requirement	Test Procedure
101	Turn-on Reset Time	3.3.1.1	4.6.2.1
102	10-KM Gate	3.3.1.2	4.6.2.2
103	Minimum Range Inhibit	3.3.1.3	4.6.2.3
104	Maximum Range Gate	3.3.1.4	4.6.2.4
105	Counters 1, 2, 3, Reset	3.3.1.5	4.6.2.5
106	Counters 1, 2, 3 Crystal Oscillator Frequency	3.3.1.6	4.6.2.6
107	Clock Pulse Count	3.3.1.7	4.6.2.7
108	Replies Counter	3.3.1.8	4.6.2.8
109	Test Circuitry	3.3.1.9	4.6.2.9

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T05:02Z
Check the source to verify that this is the current version before use.

TABLE XI. General tests.

Item	Characteristic	Requirement	Test Procedure
301	Fabrication	3.1	Applicable drawings - Visual
302	General specification	3.1.2	MIL-F-13926 - Visual

TALE XII. Environmental tests.

Item	Characteristic	Requirement	Test Procedure
303	Shock	3.4.1	4.6.3.1
304	Vibration	3.4.2	4.6.3.2
305	High Temperature	3.4.3 and 3.4.4	4.6.3.3
306	Low Temperature	3.4.3 and 3.4.4	4.6.3.4
307	Temperature Cycling	3.4.3 and 3.4.4	4.6.3.5

4.6 Methods of inspection.

4.6.1 Test equipment. Unless the assembly is procured apart from the next high assembly, the test equipment in table XIII shall be used where specified to perform the required test.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T05:02Z
Check the source to verify that this is the current version before use.

TABLE XIII. Test equipment.

Item	Part Number	Nomenclature
1	11750202	Automatic Card and Unit - Tester
2	11750432	Adapter, Relay Gating
3	11821458	Shock Adapter, Plate Vib Horz-Vert Plane/Shock Z
4	11821520	Automatic Test Assembly Central Processor Unit
5	11821647	Vibration/Shock Test Fixture

4.6.2 Performance tests.

4.6.2.1 Turn-on reset time. Use items 1, 2 and 4 of table XIII or suitable equipment to determine compliance with 3.3.1.1.

4.6.2.2 10-KM Gate. Use items 1, 2 and 4 of table XIII or suitable equipment to determine compliance with 3.3.1.2.

4.6.2.3 Minimum range inhibit. Use items 1, 2 and 4 of table XIII or suitable equipment to determine compliance with 3.3.1.3.

4.6.2.4 Maximum range gate. Use items 1, 2 and 4 of table XIII or suitable equipment to determine compliance with 3.3.1.4.

4.6.2.5 Counters 1, 2, and 3 reset. Use items 1, 2 and 4 of table XIII or suitable equipment to determine compliance with 3.3.1.5.

4.6.2.6 Counters 1, 2, and 3 crystal oscillator frequency. Use items 1, 2 and 4 of table XIII or suitable equipment to determine compliance with 3.3.1.6.

4.6.2.7 Clock pulse count. Use items 1, 2 and 4 of table XIII or suitable equipment to determine compliance with 3.3.1.7.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T05:02Z
Check the source to verify that this is the current version before use.

4.6.2.8 Replies counter. Use items 1, 2 and 4 of table XIII or suitable equipment to determine compliance with 3.3.1.8.

4.6.2.9 Test circuitry. Use items 1, 2 and 4 of table XIII or suitable equipment to determine compliance with 3.3.1.9.

4.6.3 Environmental tests.

4.6.3.1 Shock.

4.6.3.1.1 Basic design. Use item 5 of table XIII or mount the assembly in a suitable shock fixture and subject it to the shock test specified in MIL-STD-810, method 516.2, procedure I, figure 516.2-2. Apply three half sine wave shock pulses in each direction along the three axes. Peak amplitude shall be 40 $\pm$ 4g with a time duration of 18 $\pm$ 3 msec measured at the 10 percent amplitude points. At the conclusion of this test, subject the assembly to the performance tests of table X.

4.6.3.1.2 High intensity. Use items 3 and 5 of table XIII or mount the assembly in a suitable shock fixture and subject it to the shock test specified in MIL-STD-810, method 516.2, procedure IV, figure 516.2-2. Apply three half sine wave shock pulses in each direction along the three axes. Peak amplitude shall be 100.0 $\pm$ 10.0g with a time duration of 1.5 $\pm$ 0.2 msec measured at the 10 percent amplitude points. At the conclusion of this test, subject the assembly to the performance tests of table X.

4.6.3.2 Vibration. Vibration A as specified in 4.6.3.2.1 shall be conducted only for first article inspection. Vibration B as specified in 4.6.3.2.2 shall be conducted only for quality conformance inspection.

4.6.3.2.1 Vibration A. Use items 3 and 5 of table XIII or mount the assembly in a suitable vibration fixture and subject the assembly to the vibration test specified in MIL-STD-810, method 514.2 procedure VIII, except that the test level shall be the vibration curve shown in figure 12 and duration of exposure shall be not less than 80 minutes per axis. At the conclusion of this test, subject the assembly to the performance tests of table X.

4.6.3.2.2 Vibration B. This test shall be conducted as in 4.6.3.2.1 except that the period of vibration shall be not less than 15 minutes in each axis.

4.6.3.3 High temperature. Use item 5 of table XIII or suitable equipment and subject the assembly to the high temperature test specified in MIL-STD-810, method 501.1, procedure I. The highest operating temperature shall be 140°F. The performance tests of table X shall be applied.

Source: https://assist.dla.mil -- Downloaded: 202610-18T05:02Z
Check the source to verify that this is the current version before use.

4.6.3.4 Low temperature. Use item 5 of table XIII or suitable equipment and subject the assembly to the low temperature test specified in MIL-STD-810, method 502.1, procedure I. The storage temperature shall be -65°F. The lowest operating temperature shall be -25°F. The performance tests of table X shall be applied.

4.6.3.5 Temperature cycling. With power and loads of table I applied, subject the assembly to the temperature profile specified in figure 13. At the conclusion of this test, subject the assembly to the performance tests of table X.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T05:02Z
Check the source to verify that this is the current version before use.




FIGURE 13. Temperature cycling.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T05:02Z
Check the source to verify that this is the current version before use.

5. PACKAGING

5.1 Packaging, packing and marking. Packaging, packing and marking shall be in accordance with packaging data sheet P10559295. The level of protection shall be as specified in the procurement document. (See 4.5.6)

6. NOTES

6.1 Intended use. The assembly is a functional module of the Receiver-Transmitter, intended for use in the Laster Range Finder AN/VVS-1. The assembly contains (a) a crystal-controlled clock oscillator, (b) high frequency counters, (c) logic to turn off the counters in sequence as replies are processed, (d) reply gating to inhibit gating during minimum-range and over-range periods, and (e) self-test circuitry. (Common to AN/VVG-2 L.R.F.)

6.2 Ordering data. Procurement documents should specify the following:

a. Title, number and date of this specification.

b. Applicable packing data sheet number (see 5.1).

c. Selection of applicable levels of preservation, packaging and packing.

d. Applicable stock number.

e. Requirement for first article submission.

6.3 Changes to previous issue. Asterisks are not used in this revision to identify changes with respect to the previous issue, due to the extensiveness of the changes.

Custodian:
Army-AR

Preparing Activity:
Army-AR
Project No: 1240-A794

Source: https://assist.dla.mil -- Downloaded: 202610-18T05:02Z
Check the source to verify that this is the current version before use.