MIL-C-50652/12(MU)
AMENDMENT 2
18 September 1974
SUPERSEDING
AMENDMENT 1
7 June 1973

MILITARY SPECIFICATION
CIRCUIT CARD ASSEMBLY: 10548086
(INTEGRATOR, RATE)

This amendment forms a part of Military Specification MIL-C-50652/12(MU), dated 15 April 1971, and is approved for use by all Departments and Agencies of the Department of Defense.

* Figure 1: Input Signals, $\overline{PRF}$, delete "0.6 ± 0.1 us" and substitute "0.8 ± 0.1 us".

Following Figure 1, add new Figure 1A.

Table II: Delete in its entirety and substitute new Table II.

* Figure 3: Delete in its entirety and substitute new Figure 3, attached.

* Paragraph 4.6.3.7: Delete in its entirety and substitute new paragraph.

"4.6.3.7 Δ R output.- Use switches S2, S3 and S5 to obtain logic levels at P1-2, P1-51 and P1-47 respectively as specified in Table II. Use switch S4 as specified in 4.6.3.3 to establish logic levels at P1-50 as specified in Table II. Use switch S1 in position 1 to obtain input signals T3 ⟶ T5 and position 2 to obtain input signals T6 ⟶ T10 as specified in Table II. Perform the steps sequentially in Table II and observe the Δ R output signal at TP1 as specified in Table II. Oscilloscope synchronization shall be as follows:

Step 1: Internal +AC
Steps 2 thru 4: External +DC to P1-12
Steps 5 thru 7: External +DC

NOTE: Steps 5 thru 7 require high intensity setting for viewing display."

* The margins of this amendment are marked with an asterisk to indicate where changes from the previous amendment were made. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Custodian:
Army - MU

Preparing activity:
Army - MU

Project No. 1285-A391

Source: https://assist.dla.mil -- Downloaded: 2026-10-22T20:32Z
Check the source to verify that this is the current version before use.

TABLE II Δ R OUTPUT

STEP	INPUT SIGNALS P1-2	P1-47	P1-20	P1-51	OUTPUT SIGNALS P1-50	P1-43
1	Logic 0	Logic 0	T3 to T5	Logic 1	Logic 1	T3 pulse at 4KHz PRF \1
2	Logic 0	Logic 1	T6 to T10	Logic 1	Logic 1	T11 strobe pulse at 20KHz \2
3	Logic 0	Logic 1	T3 to T5	Logic 1	Logic 0	T11 strobe pulse at 20KHz PRF \2
4	Logic 1	Logic 1	T3 to T5	Logic 1	Logic 0	All 15 strobe pulses at 20KHz PRF \2
5	Logic 0	Logic 1	T3 to T5	Logic 1	Logic 1	Per Figure 1A - (1)
6	Logic 0	Logic 1	T3 to T5	Logic 1	Logic 0	Per Figure 1A - (2)
7	Logic 0	Logic 1	T6 to T10	Logic 1	Logic 0	Per Figure 1A - (3)

\1 T3 pulse characteristics same at T3/4KC Figure 1

\2 Individual STROBE pulses shall be complimentary to the $\overline{\text{STROBE}}$ pulses shown in Figure 1 and occurring at T periods indicated.

Source: https://assist.dla.mil -- Downloaded: 2026-10-22T20:32Z
Check the source to verify that this is the current version before use.




FIGURE 1A △R OUTPUT SIGNALS

Source: https://assist.dla.mil -- Downloaded: 2026-10-22T20:32Z
Check the source to verify that this is the current version before use.




FIGURE 3. SIGNAL GENERATOR AND TIMING CIRCUIT.

Source: https://assist.dla.mil -- Downloaded: 2026-10-22T20:32Z
Check the source to verify that this is the current version before use.