The documentation and process conversion measures necessary to comply with this revision shall be completed by: 7 June 2019.

INCH-POUND

MIL-PRF-19500/108M
8 March 2019
SUPERSEDING
MIL-PRF-19500/108L
8 August 2011

PERFORMANCE SPECIFICATION SHEET

SEMICONDUCTOR DEVICE, THYRISTORS (CONTROLLED RECTIFIERS), SILICON,
TYPES 2N682, 2N683, 2N685 THROUGH 2N692, 2N692A, AND 2N5206,
QUALITY LEVELS JAN AND JANTX

This specification is approved for use by all Departments and Agencies of the Department of Defense.

The requirements for acquiring the product described herein shall consist of this specification sheet and MIL-PRF-19500.

1. SCOPE

1.1 Scope. This specification covers the performance requirements for PNPN silicon power, reverse-blocking triode thyristors. Two levels of product assurance (JAN and JANTX) are provided for each device type as specified in MIL-PRF-19500.

1.2 Package outline. The device package outline is a case mounted stud (TO-208, formerly TO-48) in accordance with figure 1.

1.3 Maximum ratings. Unless otherwise specified, T_A = 25°C.

Limit	I_O (1)	I_{TSM} (2) t = 7 ms	V_{GM}	T_J	T_{STG}	di/dt (repetitive)
	A	A	V (pk)	°C	°C	A/µs
Min				-65	-65	5
Max	16	150	5	+125	+150	

(1) This average forward current is for a maximum case temperature of +65°C, and 180 electrical degrees of conduction.
(2) Surge rating is non-recurrent and applies only with device in the "on" conducting state. The peak rate of surge current must not exceed 100 amperes during the first 10 µs after switching from the "off" (blocking) state to the "on" (conducting) state. This time is measured from the point where the thyristor voltage has decayed to 90 percent of its initial blocking value.

Comments, suggestions, or questions on this document should be addressed to DLA Land and Maritime, ATTN: VAC, P.O. Box 3990, Columbus, OH 43218-3990, or emailed to Semiconductor@dla.mil. Since contact information can change, you may want to verify the currency of this address information using the ASSIST Online database at https://assist.dla.mil.

AMSC N/A

FSC 5961

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:12Z
Check the source to verify that this is the current version before use.

1.4 Primary electrical characteristics.

1.4.1 Common to all types.

Limits	V_{TM}	I_H	V_{GT} (1)	I_{GT} (1)
	V (pk)	mA dc	V dc	mA dc
Min		0	0.25	
Max	2.0	50	3.0	80

(1) T_C -65° to +120°C.

1.4.2 Individual ratings.

Type	V_{RRM} (1)	V_{DRM}
	V (pk)	V (pk)
2N682	50	50
2N683	100	100
2N685	200	200
2N686	250	250
2N687	300	300
2N688	400	400
2N689	500	500
2N690	600	600
2N691	700	700
2N692	800	800
2N692A	800	800
2N5206	1,000	1,000

(1) Values apply for zero or negative gate voltage (V_{GM}).

1.5 Part or Identifying Number (PIN). The PIN is in accordance with MIL-PRF-19500, and as specified herein. See 6.4 for PIN construction example and 6.5 for a list of available PINs.

1.5.1 JAN certification mark and quality level. The quality level designators for encapsulated devices that are applicable for this specification sheet from the lowest to the highest level are as follows: "JAN" and "JANTX".

1.5.2 Device type. The designation system for the devices covered by this specification sheet is as follows.


1.5.2.1 First number and first letter symbols. The devices of this specification sheet use the first number and letter symbols "2N".

1.5.2.2 Second number symbols. The second number symbols for the devices covered by this specification sheet are as follows: "682", "683", "685", "686", "687", "688", "689", "690", "691", "692" and "5206".

1.5.3 Suffix symbols. The second number symbols "692" is available with and without an "A" suffix. The "A" suffix symbol indicates a modified version of the non-suffix device.

1.5.4 Lead finish. The lead finishes applicable to this specification sheet are listed on QPDSIS-19500.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:12Z
Check the source to verify that this is the current version before use.



Symbol	Dimensions				Notes		Symbol	Dimensions				Notes
	Inches		Millimeters					Inches		Millimeters		
	Min	Max	Min	Max				Min	Max	Min	Max	
b	.115	.139	2.92	3.53	2		S	.120		3.05		2
b_1	.210	.300	5.33	7.62	2		SD	1/4 - 28 UNF 2A				7
CD		.543		13.8	4		SL	.422	.453	10.7	11.5	
CH		.550		14.00			SU		.090		2.29	
e_2	.125		3.17		5		ϕT	.125	.165	3.17	4.19	
HF	.544	.563	13.8	14.3			ϕT_1	.060	.075	1.52	1.9	
HT	.075	.200	1.9	5.08	6		UD	.220	.249	5.59	6.32	
OAH		1.193		30.3	4							

NOTES:
1. Dimensions are in inches. Millimeters are given for general information only.
2. Square or radius on end of terminal is optional.
3. Contour and angular orientation of terminals 1 and 2 with respect to hex portion and to each other are optional.
4. Device contour, except on hex head and noted terminal dimensions, is optional within zone defined by dimensions CD and OAH. Dimension CD not to exceed actual dimension HF.
5. Minimum difference in terminal lengths to establish datum line for numbering terminals.
6. Chamfer or undercut on one or both ends of the hexagonal portion are optional.
7. Dimension SD is pitch diameter of coated threads.
8. In accordance with ASME Y14.5M, diameters are equivalent to ϕx symbology.

FIGURE 1. Physical dimensions for TO-208 package (formerly TO-48).

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:12Z
Check the source to verify that this is the current version before use.

2. APPLICABLE DOCUMENTS

2.1 General. The documents listed in this section are specified in sections 3 and 4 of this specification. This section does not include documents cited in other sections of this specification or recommended for additional information or as examples. While every effort has been made to ensure the completeness of this list, document users are cautioned that they must meet all specified requirements of documents cited in sections 3 and 4 of this specification, whether or not they are listed.

2.2 Government documents.

2.2.1 Specifications, standards, and handbooks. The following specifications, standards, and handbooks form a part of this document to the extent specified herein. Unless otherwise specified, the issues of these documents are those cited in the solicitation or contract.

DEPARTMENT OF DEFENSE SPECIFICATIONS

MIL-PRF-19500 – Semiconductor Devices, General Specification for.

DEPARTMENT OF DEFENSE STANDARDS

MIL-STD-750 – Test Methods For Semiconductor Devices.

(Copies of these documents are available online at https://quicksearch.dla.mil.)

2.3 Order of precedence. Unless otherwise noted herein or in the contract, in the event of a conflict between the text of this document and the references cited herein, the text of this document takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 General. The individual item requirements shall be as specified in MIL-PRF-19500 and as modified herein.

3.2 Qualification. Devices furnished under this specification shall be products that are manufactured by a manufacturer authorized by the qualifying activity for listing on the applicable qualified manufacturers list before contract award (see 4.2 and 6.3).

3.3 Abbreviations, symbols, and definitions. The abbreviations, symbols, and definitions used herein shall be as specified in MIL-PRF-19500 and as follows:

V_{AA} - Anode power supply voltage (dc).

3.4 Interface and physical dimensions. The interface and physical dimensions shall be as specified in MIL-PRF-19500 and on figure 1 herein.

3.4.1 Lead finish. Lead finish shall be solderable in accordance with MIL-PRF-19500, MIL-STD-750, and herein. Where a choice of lead finish is desired, it shall be specified in the acquisition document (see 6.2).

3.4.2 Lead material. Where a choice of lead material is desired, it shall be specified in the acquisition document (see 6.2).

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:12Z
Check the source to verify that this is the current version before use.

3.4.3 Construction. These devices shall be constructed in a manner and using materials which enable the thyristors to meet the applicable requirements of MIL-PRF-19500 and this document.

3.5 Marking. Marking shall be in accordance with MIL-PRF-19500.

3.6 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in 1.3, 1.4, and table I.

3.7 Electrical test requirements. The electrical test requirements shall be as specified in table I herein.

3.8 Workmanship. Semiconductor devices shall be processed in such a manner as to be uniform in quality and shall be free from other defects that will affect life, serviceability, or appearance.

4. VERIFICATION

4.1 Classification of inspections. The inspection requirements specified herein are classified as follows:

a. Qualification inspection (see 4.2).

b. Screening (see 4.3).

c. Conformance inspection (see 4.4 and tables I and II).

4.2 Qualification inspection. Qualification inspection shall be in accordance with MIL-PRF-19500 and as specified herein.

4.2.1 Group E qualification. Group E inspection shall be performed for qualification or re-qualification only. In the event that qualification was awarded to a prior revision of this specification sheet that did not require the performance of table III tests, the tests specified in table III herein that were not performed in the prior revision shall be performed on the first inspection lot to this revision to maintain qualification.

4.3 Screening (Quality level JANTX). Screening shall be in accordance with table E-IV of MIL-PRF-19500, and as specified herein. The following measurements shall be made in accordance with table I herein. Devices that exceed the limits of table I herein shall not be acceptable.

Screen	Measurement
	JANTX level
3a	Method 1051 of MIL-STD-750, condition F, 20 cycles.
10	Not required
11	I_{RRM1}, I_{DRM1}, V_{GT1}, V_{TM}, and I_{GT1}.
12	Method 1040 of MIL-STD-750, condition A, T_C = +125°C minimum, $R_{GK} \geq 1K\Omega$; V_{RRM}, V_{DRM} = rated (see 1.4.1) .25 A or .125 A fuse may be used in accordance with method 1040 of MIL-STD-750.
13	Subgroup 2 of table I herein, ΔI_{RRM1} = 100 percent of initial value or +0.4 mA (pk), whichever is greater. ΔI_{DRM1} = 100 percent of initial value or +0.4 mA (pk), whichever is greater.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:12Z
Check the source to verify that this is the current version before use.

4.4 Conformance inspection. Conformance inspection shall be in accordance with MIL-PRF-19500 and as specified herein. If alternate screening is being performed in accordance with MIL-PRF-19500, a sample of screened devices shall be submitted to and pass the requirements of table I, subgroups 1 and 2 inspection only. Table E-VIB, group B, subgroup 1 of MIL-PRF-19500 is not required to be performed again if group B has already been satisfied in accordance with 4.4.2.

4.4.1 Group A inspection. Group A inspection shall be conducted in accordance with table E-V of MIL-PRF-19500, and table I herein.

4.4.2 Group B inspection (JAN and JANTX). Group B inspection shall be conducted in accordance with the conditions specified for subgroup testing in table E-VIB of MIL-PRF-19500 and as follows. Electrical measurements shall be in accordance with the applicable steps and footnotes of table II herein. Subgroups 3 and 6 of table E-VIB of MIL-PRF-19500, shall be performed on a sample from the sublot containing the highest voltage rated devices in the lot.

Subgroup	Method	Condition
B3	1037	ΔT_J between cycles ≥ +100°C; $t_{on} = t_{off} \geq 1$ minute for 2,000 cycles. No heat sink or forced air cooling on the device shall be permitted during the on state.
B3 (option 1)	1026	T_C = 108°C ±5°C, 50 minutes "on", I_O = 4 A, T_C uncontrolled, 10 minutes "off".

4.4.3 Group C inspection. Group C inspection shall be conducted in accordance with the conditions specified for subgroup testing in appendix E, table E-VII of MIL-PRF-19500. Electrical measurements shall be in accordance with the applicable steps and footnotes of table II herein.

Subgroup	Method	Conditions
C2	2036	Test condition A, weight = 10 pounds (4.54 kg), duration = 15 seconds.
C6	1037	ΔT_J between cycles ≥ +100°C, $t_{on} = t_{off} \geq 1$ minute for 6,000 cycles. No heat sink or forced air cooling on the device shall be permitted during the on state.
C6 (option 1)	1026	T_C = 108°C ±5°C, 50 min "on", I_O = 4 A, T_C uncontrolled, 10 minutes "off".

4.4.4 Group E inspection. Group E inspection shall be conducted in accordance with the tests and conditions specified for subgroup testing in table E-IX of MIL-PRF-19500, and table III herein.

4.5 Methods of inspection. Methods of inspection shall be as specified in the appropriate tables and as follows.

4.5.1 Pulse measurements. Conditions for pulse measurement shall be as specified in section 4 of MIL-STD-750.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:12Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection.

Inspection 1/	MIL-STD-750		Symbol	Limits		Unit
	Method	Conditions		Min	Max	
Subgroup 1						
Visual and mechanical examination	2071					
Subgroup 2						
Reverse blocking current	4211	AC method, bias condition D; f = 60 Hz, V_{RRM} = rated (see 1.4.2)	I_{RRM1}		2	mA (pk)
Forward blocking current	4206	AC method, bias condition D; f = 60 Hz; V_{DRM} = rated (see 1.4.2)	I_{DRM1}		2	mA (pk)
Gate trigger voltage and current	4221	V_2 = V_D = 6 V dc; R_L = 50 Ω; R_e = 20 Ω maximum	V_{GT1} I_{GT1}		3 35	V dc mA dc
Forward on voltage	4226	I_{TM} = 50 A(pk) (pulse); pulse width = 8.5 ms; maximum; duty cycle = 2 percent maximum	V_{TM}		2	V (pk)
Holding current	4201	Bias condition D; V_{AA} = 24 V dc maximum; I_{TM} = I_{F1} = 1 A dc; I_T = I_{F2} = 100 mA dc; trigger voltage source = 10 V; trigger PW = 100 µs (minimum); R_2 = 20 Ω	I_H		50	mA dc
Reverse gate current	4219	V_G = 5 V dc	I_G		250	mA dc
Subgroup 3						
High temperature operation:		T_C = +120°C minimum				
Reverse blocking current	4211	AC method, bias condition D; f = 60 Hz; V_{RRM} = rated (see 1.4.2)	I_{RRM2}		5	mA (pk)
Forward blocking current	4206	AC method, bias condition D; f = 60 Hz; V_{DRM} = rated (see 1.4.2)	I_{DRM2}		5	mA (pk)

See footnote at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:12Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limits		Unit
	Method	Conditions		Min	Max	
Subgroup 3 - Continued.						
Gate trigger voltage	4221	T_C = +120°C minimum; R_e = 20 Ω max	V_{GT2}	.25		V dc
2N682		$V_2 = V_{DM}$ = 50 V dc; R_L = 140 Ω				
2N683		$V_2 = V_{DM}$ = 100 V dc; R_L = 140 Ω				
2N685		$V_2 = V_{DM}$ = 200 V dc; R_L = 140 Ω				
2N686		$V_2 = V_{DM}$ = 250 V dc; R_L = 650 Ω				
2N687		$V_2 = V_{DM}$ = 300 V dc; R_L = 650 Ω				
2N688		$V_2 = V_{DM}$ = 400 V dc; R_L = 3 k Ω				
2N689		$V_2 = V_{DM}$ = 500 V dc; R_L = 3 k Ω				
2N690		$V_2 = V_{DM}$ = 600 V dc; R_L = 3 k Ω				
2N691		$V_2 = V_{DM}$ = 700 V dc; R_L = 3 k Ω				
2N692		$V_2 = V_{DM}$ = 800 V dc; R_L = 3 k Ω				
2N692A		$V_2 = V_{DM}$ = 800 V dc; R_L = 3 k Ω				
2N5206		$V_2 = V_{DM}$ = 1,000 V dc; R_L = 3 k Ω				
Low temperature operation:		T_C = -65°C maximum				
Reverse blocking current	4211	AC method, bias condition D; f = 60 Hz; V_{RRM} = rated (see 1.4.2)	I_{RRM3}		2	mA (pk)
Forward blocking current	4206	AC method, bias condition D; f = 60 Hz; V_{DRM} = rated (see 1.4.2)	I_{DRM3}		2	mA (pk)
Gate trigger voltage and current	4221	$V_2 = V_D$ = 6 V dc; R_L = 50 Ω; Re = 20 Ω maximum	V_{GT3} I_{GT2}		3 80	V dc mA dc
Subgroups 4 and 5						
Not applicable						
Subgroup 6						
Surge current	4066	I_{TSM} = 150 A (pk) (half-sine wave); ten surges, one per minute; I_O = 16 A at rated V_{RRM}; T_C = +65°C; f = 60 Hz; surge duration = 7 ms, minimum				
Electrical measurements		See table II, steps 1, 2, 3, 4, 5, and 6				

See footnote at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:12Z
Check the source to verify that this is the current version before use.

TABLE I. Group A inspection - Continued.

Inspection 1/	MIL-STD-750		Symbol	Limits		Unit
	Method	Conditions		Min	Max	
Subgroup 7						
Exponential rate of voltage rise	4231	Bias condition D; T_C = +120°C minimum, dv/dt = 25 v/µs; repetition rate = 60 pps; test duration = 15 s; C = 1.0 µF; R_L = 50 Ω	V_D			V dc
2N682		V_{AA} = 50 V dc		47		
2N683		V_{AA} = 100 V dc		95		
2N685		V_{AA} = 200 V dc		190		
2N686		V_{AA} = 250 V dc		240		
2N687		V_{AA} = 300 V dc		285		
2N688		V_{AA} = 400 V dc		380		
2N689		V_{AA} = 500 V dc		475		
2N690		V_{AA} = 600 V dc		570		
2N691		V_{AA} = 700 V dc		665		
2N692		V_{AA} = 800 V dc		760		
2N692A		V_{AA} = 800 V dc		760		
2N5206		V_{AA} = 1,000 V dc		950		
Circuit-commutated turn-off time	4224	T_C = +120°C minimum; I_{TM} = 10 A; ton = 100 ±50 µs; di/dt = 5 A/µs minimum; di/dt = 8 A/µs maximum; reverse voltage at t_1 = 15 V minimum; repetition rate = 60 pps maximum; di/dt = 20 V/µs; gate bias conditions; gate source voltage = 0 V; gate source resistance = 100 Ω	t_{OFF}			
2N682		$V_{DM} = V_{DRM}$ = 50 V (pk); V_{RRM} = 50 V maximum			30	µs
2N683		$V_{DM} = V_{DRM}$ = 100 V (pk); V_{RRM} = 100 V maximum			30	µs
2N685		$V_{DM} = V_{DRM}$ = 200 V (pk); V_{RRM} = 200 V maximum			30	µs
2N686		$V_{DM} = V_{DRM}$ = 250 V (pk); V_{RRM} = 250 V maximum			30	µs
2N687		$V_{DM} = V_{DRM}$ = 300 V (pk); V_{RRM} = 300 V maximum			30	µs
2N688		$V_{DM} = V_{DRM}$ = 400 V (pk); V_{RRM} = 400 V maximum			30	µs
2N689		$V_{DM} = V_{DRM}$ = 500 V (pk); V_{RRM} = 500 V maximum			40	µs
2N690		$V_{DM} = V_{DRM}$ = 600 V (pk); V_{RRM} = 600 V maximum			40	µs
2N691		$V_{DM} = V_{DRM}$ = 700 V (pk); V_{RRM} = 700 V maximum			60	µs
2N692		$V_{DM} = V_{DRM}$ = 800 V (pk); V_{RRM} = 800 V maximum			60	µs
2N692A		$V_{DM} = V_{DRM}$ = 800 V (pk); V_{RRM} = 800 V maximum			60	µs
2N5206		$V_{DM} = V_{DRM}$ = 1,000 V (pk); V_{RRM} = 1,000 V maximum			60	µs
Gate controlled turn-on time	4223	V_{AA} = 50 V dc for 2N682, 100 V dc for 2N683 and 2N685 through 2N692 and 2N5206; I_{TM} = 10 A dc; V_{GG} = 10 V dc; R_e = 25 Ω; t_{p1} = 15 ±5 µs; 4 A/µs ≤ d_i/d_t ≤ 200 A/µs.	t_{on}			
2N682, 2N683, 2N685 through 2N692 and 2N5206					5	µs
2N692A					.5	µs

1/ For sampling plan, see MIL-PRF-19500.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:12Z
Check the source to verify that this is the current version before use.

TABLE II. Groups A, B, and C electrical end-point inspection measurements. 1/ 2/

Step	Inspection	MIL-STD-750		Symbol	Limits		Unit
		Method	Conditions		Min	Max	
1.	Reverse blocking cutoff current	4211	AC method, bias condition D; f = 60 Hz; V_{RRM} = rated	I_{RRM1}		2	mA (pk)
2.	Forward blocking current	4206	AC method, bias condition D; f = 60 Hz; V_{DMR} = rated	I_{DRM1}		2	mA (pk)
3.	Reverse blocking cutoff current	4211	AC method, bias condition D; T_C = +120°C minimum; f = 60 Hz; V_{RRM} = rated	I_{RRM2}		5	mA (pk)
4.	Forward blocking current	4206	AC method, bias condition D; T_C = +120°C minimum; f = 60 Hz; V_{DMR} = rated	I_{DRM2}		5	mA (pk)
5.	Gate-trigger voltage and current	4221	V_2 = V_D = 6 V dc; R_L = 50 Ω; R_e = 20 Ω maximum	V_{GT1} I_{GT1}		3 35	V dc mA dc
6.	Forward on voltage transfer ratio	4226	I_{TM} = 50 A (pk) (pulse); pulse width = 8.5 ms maximum; duty cycle = 2 percent maximum	V_{TM}		2.0	V (pk)

1/ The electrical measurements for table E-VIB (JAN and JANTX) of MIL-PRF-19500 are as follows: Subgroups 2, 3, and 6, see table II herein, steps 1, 2, 3, 4, 5, and 6.
2/ The electrical measurements for table E-VII of MIL-PRF-19500 are as follows: Subgroups 2, 3, and 6, see table II herein, steps 1, 2, 3, 4, 5, and 6.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:12Z
Check the source to verify that this is the current version before use.

TABLE III. Group E inspection (all quality levels) for qualification and requalification only.

Inspection	MIL-STD-750		Sample plan
	Method	Conditions	
Subgroup 1			n = 45, c = 0
Temperature cycling or	1051	500 cycles, -65°C to +150°C.	
Thermal shock	1056	100 cycles, test condition B.	
Hermetic seal	1071	Gross leak only.	
Electrical measurement		See table I, subgroup 2.	
Subgroup 2			
Intermittent operating life	1037	Test current $I_O \geq 16$ A, Half sine wave or dc equivalent; $T_{ON} \geq 1$ minute; 6,000 cycles.	
Electrical measurements		See table I, subgroup 2.	
Subgroups 4, 5, 6, 7, 8, and 9			
Not applicable			

5. PACKAGING

5.1 Packaging. For acquisition purposes, the packaging requirements shall be as specified in the contract or order (see 6.2). When packaging of materiel is to be performed by DoD or in-house contractor personnel, these personnel need to contact the responsible packaging activity to ascertain packaging requirements. Packaging requirements are maintained by the Inventory Control Point's packaging activities within the Military Service or Defense Agency, or within the Military Service's system commands. Packaging data retrieval is available from the managing Military Department's or Defense Agency's automated packaging files, CD-ROM products, or by contacting the responsible packaging activity.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:12Z
Check the source to verify that this is the current version before use.

6. NOTES

(This section contains information of a general or explanatory nature that may be helpful, but is not mandatory. The notes specified in MIL-PRF-19500 are applicable to this specification.)

6.1 Intended use. Semiconductors conforming to this specification are intended for original equipment design applications and logistic support of existing equipment.

6.2 Acquisition requirements. Acquisition documents should specify the following:

a. Title, number, and date of this specification.


b. Packaging requirements (see 5.1).

c. Lead finish and material (see 3.4.1 and 3.4.2).

d. The complete PIN, see 1.5 and 6.4.

6.3 Qualification. With respect to products requiring qualification, awards will be made only for products which are, at the time of award of contract, qualified for inclusion in Qualified Manufacturers List (QML 19500) whether or not such products have actually been so listed by that date. The attention of the contractors is called to these requirements, and manufacturers are urged to arrange to have the products that they propose to offer to the Federal Government tested for qualification in order that they may be eligible to be awarded contracts or orders for the products covered by this specification. Information pertaining to qualification of products may be obtained from DLA Land and Maritime, ATTN: VQE, P.O. Box 3990, Columbus, OH 43218-3990 or e-mail vqe.chief@dla.mil. An online listing of products qualified to this specification may be found in the Qualified Products Database (QPD) at https://qpldocs.dla.mil.

6.4 PIN construction example. The PINs for encapsulated devices are constructed using the following form.



NOTE: Device type 2N692 is the only PIN available with an A suffix.

6.5 List of PINs.

Quality level JAN	Quality level JANTX	Quality level JAN	Quality level JANTX
JAN2N682	JANTX2N682	JAN2N689	JANTX2N689
JAN2N683	JANTX2N683	JAN2N690	JANTX2N690
JAN2N685	JANTX2N685	JAN2N691	JANTX2N691
JAN2N686	JANTX2N686	JAN2N692	JANTX2N692
JAN2N687	JANTX2N687	JAN2N692A	JANTX2N692A
JAN2N688	JANTX2N688	JAN2N5206	JANTX2N5206

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:12Z
Check the source to verify that this is the current version before use.

6.6 Request for new types and configurations. Requests for new device types or configurations for inclusions in this specification sheet should be submitted to: DLA Land and Maritime, ATTN: VAC, Post Office Box 3990, Columbus, OH 43218-3990 or by electronic mail at Semiconductor@dla.mil or by facsimile (614) 693–1642 or DSN 850-6939.

6.7 Changes from previous issue. The margins of this specification are marked with vertical lines to indicate where changes from the previous issue were made. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Custodians:
Army - CR
Navy - EC
Air Force - 85
NASA – NA
DLA - CC

Review activities:
Army - AR, AV, MI, SM
Navy - AS, MC
Air Force - 19

Preparing activity:
DLA - CC

(Project 5961-2019-015)

NOTE: The activities listed above were interested in this document as of the date of this document. Since organizations and responsibilities can change, you should verify the currency of the information above using the ASSIST Online database at https://assist.dla.mil.

Source: https://assist.dla.mil -- Downloaded: 2026-10-18T13:12Z
Check the source to verify that this is the current version before use.