MILITARY SPECIFICATION

MODULES, STANDARD ELECTRONIC

CONVERTER, BINARY/BCD, DIGITAL, KEY CODE RQB

This specification is approved for use by the Naval Electronic Systems Command, Department of the Navy, and is available for use by all Departments and Agencies of the Department of Defense.

1. SCOPE

1.1 Scope. This document establishes the requirements and test procedures for the acquisition of an electronic digital binary/BCD converter module.

* 1.2 Classification. This specification covers two classes of modules.

Class I and class II as specified in MIL-STD-1389.

2. APPLICABLE DOCUMENTS

* 2.1 Government specifications and standards. Unless otherwise specified, the following specifications and standards, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this specification to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-28787 - Modules, Standard Electronic, General Specification for.

STANDARDS

MILITARY

MIL-STD-1389 - Design Requirements for Standard Electronic Modules.

MIL-STD-1665 - Test Equipment for the Standard Electronic Modules Program.

(Copies of specifications, standards, handbooks, drawings, and publications required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting officer.)

2.2 Order of precedence. In the event of a conflict between the text of this specification and the references cited herein, the text of this specification shall take precedence.

3. REQUIREMENTS

3.1 General requirements. The module shall comply with the requirements of MIL-M-28787 except as modified herein.

* 3.2 Correlation requirements. Before any production modules are tested, all testers and test equipment shall be correlated in accordance with MIL-M-28787.

Beneficial comments (recommendations, additions, deletions) and any pertinent data which may be of use in improving this document should be addressed to: Naval Electronic Systems Command, ATTN: ELEX 8111, Department of the Navy, Washington, DC 20363, by using the self-addressed Standardization Document Improvement Proposal (DD Form 1426) appearing at the end of this document or by letter.

Source: https://assist.dla.mil -- Downloaded: 20261010-20T17:17Z
Check the source to verify that this is the current version before use.

* 3.3 Failure rate requirements. All modules acquired to this specification shall have a predicted failure rate no greater than 0.151 failures per million operating hours for class I or 0.151 failures per million operating hours for class II, when predicted in accordance with MIL-STD-1389. When a class II module is used in a class I environment, failure rate for class I shall be used for reliability prediction (see 6.3).

3.4 Performance requirements. The module shall conform to the electrical requirements specified in table I. Class I modules shall conform to the electrical requirements of class I only, and class II modules shall conform to the electrical requirements of class I and class II (see 6.3).

3.5 Module configuration requirements. The module configuration requirements shall be in accordance with MIL-STD-1389 and as specified herein.

3.5.1 Key code. The module key code shall be RQB.

3.5.2 Size. The module size shall be 1A.

3.5.3 Weight. The module shall have a maximum weight of 35 grams.

3.5.4 Contact pins. The module shall have 40 contact pins positioned A1 through A40.

3.5.5 Fin position. The module shall have an insertion and extraction and heat dissipation fin on increment A.

3.5.6 Depth. The module shall have no additional depth requirements.

3.5.7 Holddown holes. The module shall have no additional requirements for location or quantity of holddown holes.

* 3.5.8 Marking. Marking shall be as specified in MIL-STD-1389, and the module shall be marked with the military part number M28787/271-1 for class I and M28787/271-2 for class II, except no marking shall interfere with heat dissipation from the fin (for example, affixing a label which may be a heat barrier).

3.6 Circuit pin configuration. The function diagram and pin assignments shall conform to figure 1.

3.7 Acceptance tests. All production modules shall be tested in accordance with footnotes 1 and 2 of table I.

3.8 End-of-life limits. Modules which have been plugged into an operating system, or exceed 2 years from date of manufacture and are to be tested, shall be capable of conforming to the 25°C end-of-life limits of table I (see 6.2).

3.9 Power supply voltage. The module shall be capable of conforming to the requirements of table I for a power supply voltage (V_{CC}) of 5.0 ±0.5 V dc, except that the limit for V_{OUT} (low-loaded) applies only for a power supply voltage of 7 V dc +0, -1 percent.

4. QUALITY ASSURANCE PROVISIONS


4.1 Quality assurance. The quality assurance provisions of MIL-M-28787 shall apply.

4.2 Acceptance tests. Acceptance tests of all modules shall be in accordance with procedures and equipment specified in MIL-M-28787.

* 4.3 Test equipment. Test equipment specified on figures and in tables with a type designator shall be as specified in MIL-STD-1665. Other equipment and components shall be as specified on the figures. All resistors shall be metal film and all capacitors shall be ceramic unless otherwise specified.

4.4 Test procedures. The module shall be tested as specified in table I.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.






FIGURE 1. RQB module function diagram, binary/BCD converter.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.

*TABLE I. Module electrical requirements.

Test condition	Parameter	Ref test table	Test type 1/-3/	25°C ±5°C 4/		Class I 4/				Class II 4/				Unit
						0°C ±5°C		60°C ±5°C		-55°C ±5°C		85°C ±5°C		
				Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
A1	Isolation													
	Initial	III	S	10	∞	10	∞	10	∞	10	∞	10	∞	MΩ
	End-of-life	III	S	1	∞	1	∞	1	∞	1	∞	1	∞	MΩ
A2	Isolation, unused pins													
	Initial	III	S	10	∞	10	∞	10	∞	10	∞	10	∞	MΩ
	End-of-life	III	S	1	∞	1	∞	1	∞	1	∞	1	∞	MΩ
B1-B12	V_{OUT} (low loaded)	IV	S	0	1	0	1	0	1	0	1	0	1	V
C1-C12	Input breakdown current	V	S	0	1	0	1	0	1	0	1	0	1	mA
D1-D12	Input clamp diode voltage	VI	X	-0.2	-1.5	-0.2	-1.5	-0.2	-1.5	-0.2	-1.5	-0.2	-1.5	V
E1-E33	Functional	VII	X	← See table VII, no failure →										
F1-F12	Output voltage, low level	VIII	X	0	400	0	400	0	400	0	400	0	400	mV
G1-G16	Output leakage current, high level	IX	X	0	100	0	100	0	100	0	100	0	100	µA
H1-H12	Input current, high level	X	X	0	40	0	40	0	40	0	40	0	40	µA
J1-J12	Input current, low level	XI	X	0.0	-1.1	0.0	-1.1	0.0	-1.1	0.0	-1.1	0.0	-1.1	mA
K	Power supply current	XII	X	2	198	2	198	2	198	2	198	2	198	mA
L1-L12	Transition time (t_{THL}), C_L = 50 pF	XIII	S	5	30	5	25	5	35	5	25	5	38	ns
M1,M2	Galloping read access time pattern	XIV	Q	← See table XIV, no failure →										
N1-N12	Enable recovery time	XV	S	5	55	5	50	5	60	5	45	5	63	ns
P	Power supply transient amplitude	XVI	Q	0	400	0	400	0	400	0	400	0	400	mV
Q	Power supply filter capacitance	XVII	S	3.2	6.2	3.2	6.2	3.2	6.2	3.2	6.2	3.2	6.2	µF

See footnotes at end of table.

Source: https://assist.dla.mil -- Downloaded: 2026-02-20T17:17Z
Check the source to verify that this is the current version before use.

*TABLE I. Module electrical requirements - Continued.

Test condition	Parameter	Ref test table	Test type 1/-3/	25°C ±5°C 4/		Class I 4/				Class II 4/				Unit
						0°C ±5°C		60°C ±5°C		-55°C ±5°C		85°C ±5°C		
				Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
R1-R12	Input capacitance	XVIII	Q	2	15	2	15	2	15	2	15	2	15	pF
S1-S16	Output capacitance	XIX	Q	2	15	2	15	2	15	2	15	2	15	pF

1/ "X" parameters shall be 100 percent tested during module acceptance tests.
2/ "S" parameters shall be sample acceptance tested (1 percent or two modules from each inspection lot, whichever is greater) at 25°C.
3/ "Q" parameters shall be tested during qualification testing only.
4/ Unless otherwise specified, limits are for initial and end-of-life.

Source: https://assist.dla.mil -- Downloaded: 2026-02-20T17:17Z
Check the source to verify that this is the current version before use.

4.4.1 Alternate test methods. Alternate test methods may be employed if approved by the Standard Electronic Modules Program Quality Assurance Activity and they conform to the requirements of MIL-M-28787.

4.4.2 Order of testing. Test conditions A through S shall be performed in any order with the following exceptions. If test conditions A, B, or C are part of a sequence of tests, the order of testing shall be as follows: A, B, C where applicable, followed by the remaining tests in the sequence.

4.5 Qualification testing. Initial qualification tests and periodic-check tests shall be performed in accordance with the test plan specified in MIL-M-28787 with the following modifications or additions.

4.5.1 Operating temperature tests. The operating temperature tests shall be conducted in accordance with MIL-M-28787. Before starting these tests, test conditions A through S in table I shall be performed in the order specified in 4.4.2 using the initial limits at 25°C ±5°C ambient. When electrical testing is called for at the end of each temperature stabilization period, test conditions D through Q shall be performed in the order specified in 4.4.2 using the initial limits for applicable operating temperature. At all other times during the operating temperature tests, the module shall be operated in the test circuit shown on figure 2.

4.5.1.1 Component temperature test. The component temperature test shall be conducted in accordance with MIL-M-28787. The module shall be operated as shown on figure 3.

4.5.2 Vibration tests. The vibration tests shall be conducted in accordance with MIL-M-28787. During the vibration tests, the module shall be operated in the test circuit shown on figure 4. Following the vibration tests, the electrical tests of table I which are marked with an "X" in the test type column, and test condition Q, shall be performed using the initial limits at 25°C ±5°C ambient.

4.5.3 Life test. The life test shall be conducted in accordance with MIL-M-28787. The module shall be operated as shown on figure 2. Following the life test and while still at the maximum class temperature, electrical tests D through Q shall be performed in the order specified in 4.4.2 using the operating temperature end-of-life requirements of table I. Following the return of the module to 25°C, electrical tests D through S shall be performed in the order specified in 4.4.2 using the 25°C ±5°C ambient end-of-life requirements of table I.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-28787.

6. NOTES

6.1 Definitions. Definitions are as specified in MIL-STD-1331.

6.2 End-of-life. When any individual module circuit parameter fails to conform to the end-of-life requirements of table I, the module is considered to have completed its useful life (see 3.8).

6.3 Substitutability. Class II modules are substitutable for class I modules. When class II modules are used in a class I environment, the failure rate for class I shall be used for reliability prediction (see 3.3 and 3.4).

* 6.4 Module description. The following electrical parameters reflect the 0°C to 60°C and -55°C to 85°C end-of-life limits from table I.

Supply voltage 4.5 to 5.5 V dc

	Class I	Class II	Unit
Maximum power dissipation	1.089 (outputs not loaded)	1.089 (outputs not loaded)	W
Input voltage			
Low level	-0.5 minimum, 0.8 maximum	-0.5 minimum, 0.8 maximum	V
High level	2 minimum, V_{CC} maximum	2 minimum, V_{CC} maximum	V

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.

	Class I	Class II	Unit
Input current			
Low level (V_{IL} = 0 V)	-1.1 maximum	-1.1 maximum	mA
High level (V_{IH} = 2.4 V)	40 maximum	40 maximum	µA
(V_{IH} = 5.5 V)	1 maximum	1 maximum	mA
Output voltage (Y1 to Y6)			
Low level (I_{OL} = 12 mA)	0.4 maximum	0.4 maximum	V
Output drive current (Y1 to Y6)			
Low level (V_{OL} = 0.4 V)	12 maximum	12 maximum	mA
Output leakage current			
High level (V_{OH} = 5.5 V)	100 maximum	100 maximum	µA
Enable recovery time			
t_{ER} - low state to high state	65 maximum	65 maximum	ns

* 6.5 Module function. This module contains two independent 6 bit binary to BCD converters. These converters may be interconnected to form converters of greater length.

6.5.1 Input to output relationship. Each digital binary/BCD converter has the input to output relationship of table II. Along with the dynamic characteristics there is a separate enable for each converter, a low on the enable allows the converter to function, a high on the enable produces a high on all outputs regardless of other inputs.

6.5.2 Parallel outputs. Paralleling of outputs is not permissible.

6.6 Changes from previous issue. The margins of this specification are marked with asterisks to indicate where changes (additions, modifications, corrections, deletions) from the previous issue were made. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous issue.

Agent:
DLA - ES

Preparing activity:
Navy - EC


(Project 5963-N518)

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.


TABLE II. Functional table and dynamic characteristic waveforms. 1/

Binary Words	INPUTS		OUTPUTS
	Binary Select E D C B A	Enable	Y8 Y7 Y6 Y5 Y4 Y3 Y2 Y1
0-1	L L L L L	L	H H L L L L L L
2-3	L L L L H		L L L L L L L H
4-5	L L L H L		L L L L L H L L
6-7	L L L H H		L L L L L H H L
8-9	L L H L L		L L L L H L L L
10-11	L L H L H		L L L H L L L L
12-13	L L H H L		L L L H L L L H
14-15	L L H H H		L L L H L H L L
16-17	L H L L L		L L L H L H H L
18-19	L H L L H		L L L H H L L L
20-21	L H L H L		L H L L L L L L
22-23	L H L H H		L H L L L L L H
24-25	L H H L L		L H L L L H L L
26-27	L H H L H		L H L L L H H L
28-29	L H H H L		L H L L H L L L
30-31	L H H H H		L H L H L L L L
32-33	H L L L L		L H L H L L L H
34-35	H L L L H		L H L H L H L L
36-37	H L L H L		L H L H L H H L
38-39	H L L H H		L H L H H L L L
40-41	H L H L L		H L L L L L L L
42-43	H L H L H		H L L L L L L H
44-45	H L H H L		H L L L L H L L
46-47	H L H H H		H L L L L H H L
48-49	H H L L L		H L L L H L L L
50-51	H H L L H		H L L H L L L L
52-53	H H L H L		H L L H L L L H
54-55	H H L H H		H L L H L H L L
56-57	H H H L L		H L L H L H H L
58-59	H H H L H		H L L H H L L L
60-61	H H H H L		H H L L L L L L
62-63	H H H H H	L	H H L L L L L H
ANY	X X X X X	H	H H H H H H H H

1/ H = high level
L = Low level
X = don't care




Source: https://assist.dla.mil -- Downloaded: 202640-20T17:17Z
Check the source to verify that this is the current version before use.



NOTES:
1. R1 - R16 = 432Ω ±1%, 1/8 W.
2. R17 = 51.1Ω ±5%, 1/2W.
3. Item J01 setup:
   PRP = 1,000 ±100 ns.
   PWA = 500 ±50ns.
   $t_{THL} = t_{TLH}$ = 10 ±2ns.
   PA = 3.0 V ±0.1 V.

FIGURE 2. Operating temperature and life test circuit.

Source: https://assist.dla.mil -- Downloaded: 20260-20T17:17Z
Check the source to verify that this is the current version before use.



NOTE: R1 - R16 = 432Ω ±1%, 1/8 W.

FIGURE 3. Component temperature test circuit.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.





FIGURE 4. Vibration test circuit.

Source: https://assist.dla.mil -- Downloaded: 20260-20T17:17Z
Check the source to verify that this is the current version before use.

TABLE III. Isolation test.

Test condition	Parameter	Connect		Initial limits 25°C ±5°C ambient		Unit	Test figure
		A to pin	B to pin	Min	Max		
A1	Isolation	C, D	Module frame	10	∞	MΩ	5
A2	Isolation, unused pins	C	D	10	∞	MΩ	5

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.




* FIGURE 5. Isolation test circuit for table III.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.

TABLE IV. V_{OUT} (low-loaded) test.

Test condition	Parameter	Connect A to pin	Initial limits 25°C ±5°C ambient Min	Initial limits 25°C ±5°C ambient Max	Unit	Test figure
B1	AY1 V_{OUT} (low loaded)	24	0	1	V	6
B2	AY2 "	4	"	"	"	"
B3	AY3 "	23	"	"	"	"
B4	AY4 "	3	"	"	"	"
B5	AY5 "	2	"	"	"	"
B6	AY6 "	22	"	"	"	"
B7	BY1 "	32	"	"	"	"
B8	BY2 "	8	"	"	"	"
B9	BY3 "	31	"	"	"	"
B10	BY4 "	9	"	"	"	"
B11	BY5 "	29	"	"	"	"
B12	BY6 "	11	"	"	"	"

Source: https://assist.dla.mil -- Downloaded: 2026-02-20T17:17Z
Check the source to verify that this is the current version before use.



NOTE: R1 = 432Ω ±1%, 1/4 W.

* FIGURE 6. V_{OUT} (low-loaded) test circuit for table IV.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.

TABLE V. Input breakdown current test.

Test condition	Parameter		Connect		Initial limits 25°C ±5°C ambient		Unit	Test figure
			A to pin	B to pin	Min	Max		
C1	AA	Input breakdown current	26,6,27,7,28,12,34,13,35, 14,36	5	0	1	mA	7
C2	AB	"	5,6,27,7,28,12,34,13,35, 14,36	26	"	"	"	"
C3	AC	"	5,26,27,7,28,12,34,13,35, 14,36	6	"	"	"	"
C4	AD	"	5,26,6,7,28,12,34,13,35, 14,36	27	"	"	"	"
C5	AE	"	5,26,6,27,28,12,34,13,35, 14,36	7	"	"	"	"
C6	A ENABLE	"	5,26,6,27,7,12,34,13,35, 14,36	28	"	"	"	"
C7	BA	"	5,26,6,27,7,28,34,13,35, 14,36	12	"	"	"	"
C8	BB	"	5,26,6,27,7,28,12,13,35, 14,36	34	"	"	"	"
C9	BC	"	5,26,6,27,7,28,12,34,35, 14,36	13	"	"	"	"
C10	BD	"	5,26,6,27,7,28,12,34,13, 14,36	35	"	"	"	"
C11	BE	"	5,26,6,27,7,28,12,34,13, 35,36	14	"	"	"	"
C12	B ENABLE	"	5,26,6,27,7,28,12,34,13, 35,14	36	"	"	"	"

Source: https://assist.dla.mil -- Downloaded: 2026-02-20T17:17Z
Check the source to verify that this is the current version before use.





FIGURE 7. Input breakdown current test circuit for table V.

Source: https://assist.dla.mil -- Downloaded: 202610-20T17:17Z
Check the source to verify that this is the current version before use.

*TABLE VI. Input clamp diode voltage test.

Test condition	Parameter		Connect	Initial limits 25°C ±5°C ambient		Unit	Test figure
			A to pin	Min	Max		
D1	AA	Input clamp diode voltage	5	-0.2	-1.5	V	8
D2	AB	"	26	"	"	"	"
D3	AC	"	6	"	"	"	"
D4	AD	"	27	"	"	"	"
D5	AE	"	7	"	"	"	"
D6	A ENABLE	"	28	"	"	"	"
D7	BA	"	12	"	"	"	"
D8	BB	"	34	"	"	"	"
D9	BC	"	13	"	"	"	"
D10	BD	"	35	"	"	"	"
D11	BE	"	14	"	"	"	"
D12	B ENABLE	"	36	"	"	"	"

Source: https://assist.dla.mil -- Downloaded: 2026-02-20T17:17Z
Check the source to verify that this is the current version before use.



NOTE: R1 = 13.7 kΩ ±1%, 1/4 W.

* FIGURE 8. Input clamp diode voltage test circuit for table VI.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.

TABLE VII. Functional test.

Test condition	Parameter	Connect		Output pin																Test figure
		A to pin	B to pin	25	21	22	2	3	23	4	24	33	30	11	29	9	31	8	32	
E1	Functional	28,36,5,26, 6,27,7,12, 34,13,35,14	Open	H	H	L	L	L	L	L	L	H	H	L	L	L	L	L	L	9
E2	"	28,36,26, 6,27,7,34, 13,35,14	5,12	"	"	"	"	"	"	L	H	"	"	"	"	"	"	L	H	"
E3	"	28,36,5,6, 27,7,12,13, 35,14	26,34	"	"	"	"	"	"	H	L	"	"	"	"	"	"	H	L	"
E4	"	28,36,6,27, 7,13,35,14	5,26, 12,34	"	"	"	"	"	"	H	H	"	"	"	"	"	"	H	H	"
E5	"	28,36,5,26, 27,7,12,34, 35,14	6,13	"	"	"	"	"	H	L	L	"	"	"	"	"	H	L	L	"
E6	"	28,36,26, 27,7,34,35, 14	5,6, 12,13	"	"	"	"	H	L	"	L	"	"	"	"	H	L	"	L	"
E7	"	28,36,5,27, 7,12,35,14	26,6, 34,13	"	"	"	"	"	"	"	H	"	"	"	"	"	"	"	H	"
E8	"	28,36,27,7, 35,14	5,26,6, 12,34,13	"	"	"	"	"	"	H	L	"	"	"	"	"	"	H	L	"
E9	"	28,36,5,26, 6,7,12,34, 13,14	27,35	"	"	"	"	"	"	H	H	"	"	"	"	"	"	H	H	"
E10	"	28,36,26, 6,7,34,13, 14	5,27, 12,35	"	"	"	"	H	H	L	L	"	"	"	"	H	H	L	L	"
E11	"	28,36,5,6, 7,13,14,12	26,27, 34,35	"	"	"	H	L	L	"	L	"	"	"	H	L	L	"	L	"
E12	"	28,36,6,7, 13,14	5,26,27, 12,34,35	"	"	"	H	L	L	"	H	"	"	"	H	L	L	"	H	"

Source: https://assist.dla.mil -- Downloaded: 2026-02-20T17:17Z
Check the source to verify that this is the current version before use.

TABLE VII. Functional test - Continued.


Test condition	Parameter	Connect		Output pin																Test figure
		A to pin	B to pin	25	21	22	2	3	23	4	24	33	30	11	29	9	31	8	32	
E13	Functional	28,36,5,26, 7,12,34,14	6,27, 13,35	H	H	L	H	L	L	H	L	H	H	L	H	L	L	H	L	9
E14	"	28,36,26,7, 34,14	5,6,27, 12,13,35	"	"	"	"	"	"	H	H	"	"	"	"	"	"	H	H	"
E15	"	28,36,5,7, 12,14	26,6,27, 34,13,35	"	"	"	"	"	H	L	L	"	"	"	"	"	H	L	L	"
E16	"	28,36,7,14	26,6,5, 27,12, 34,13,35	"	"	"	"	H	L	"	L	"	"	"	"	H	L	"	L	"
E17	"	28,36,5,26, 6,27,12,34, 13,35	7,14	"	"	"	"	"	"	"	H	"	"	"	"	"	"	"	H	"
E18	"	28,36,26,6, 27,34,35,13	5,7, 12,14	"	"	"	"	"	"	H	L	"	"	"	"	"	"	H	L	"
E19	"	28,36,5,6, 27,12,13,35	26,7, 34,14	"	"	"	"	"	"	H	H	"	"	"	"	"	"	H	H	"
E20	"	28,36,6,27, 13,35	5,26,7, 12,34,14	"	"	"	"	"	H	L	L	"	"	"	"	"	H	L	L	"
E21	"	28,36,5,26, 27,12,34,35	6,7, 13,14	"	"	H	L	L	L	"	L	"	"	H	L	L	L	"	L	"
E22	"	28,36,26, 27,34,35	5,6,7, 12,13,14	"	"	"	"	"	"	"	H	"	"	"	"	"	"	"	H	"
E23	"	28,36,5, 27,12,35	26,6,7, 34,13,14	"	"	"	"	"	"	H	L	"	"	"	"	"	"	H	L	"
E24	"	28,36,27,35	5,26,6, 7,12,34, 13,14	"	"	"	"	"	"	H	H	"	"	"	"	"	"	H	H	"
E25	"	28,36,5,26, 6,12,34,13	27,7, 35,14	"	"	"	"	"	H	L	L	"	"	"	"	"	H	L	L	"

Source: https://assist.dla.mil -- Downloaded: 2026/0-20T17:17Z
Check the source to verify that this is the current version before use.

TABLE VII. Functional test - Continued.

Test condition	Parameter	Connect		Output pin																Test figure
		A to pin	B to pin	25	21	22	2	3	23	4	24	33	30	11	29	9	31	8	32	
E26	Functional	28,36,26, 6,34,13	5,27,7, 12,35,14	H	H	H	L	H	L	L	L	H	H	H	L	H	L	L	L	9
E27	"	28,36,5,6, 12,13	26,27,7, 34,35,14	"	"	"	"	"	"	L	H	"	"	"	"	"	"	L	H	"
E28	"	28,36,6,13	5,26,27, 7,12,34, 35,14	"	"	"	"	"	"	H	L	"	"	"	"	"	"	H	L	"
E29	"	28,36,5,26, 12,34	6,27,7, 13,35,14	"	"	"	"	"	"	H	H	"	"	"	"	"	"	H	H	"
E30	"	28,36,26,34	5,6,27, 7,12,13, 35,14	"	"	"	"	"	H	L	L	"	"	"	"	"	H	L	L	"
E31	"	28,36,5,12	26,6,27, 7,34,13, 35,14	"	"	"	H	L	L	"	L	"	"	"	H	L	L	"	L	"
E32	"	28,36	5,26,6, 27,7,12, 34,13, 35,14	"	"	"	"	L	L	"	H	"	"	"	"	L	L	"	H	"
E33	"	5,26,6,27, 7,12,34,13, 35,14	28,36	"	"	"	"	H	H	H	H	"	"	"	"	H	H	H	H	"

Source: https://assist.dla.mil -- Downloaded: 2026-02-20T17:17Z
Check the source to verify that this is the current version before use.



NOTES:
1. R1 = R2 = 51.1Ω ±5%, 1/2 W.
2. Use item MO2 to measure output logic level.
3. Load outputs as shown on figure 17.


* FIGURE 9. Functional test circuit for table VII.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.

TABLE VIII. Output voltage (low-level) test.

Test condition	Parameter	Connect	Initial limits 25°C ±5°C ambient		Unit	Test figure
		A to pin	Min	Max		
F1	AY1 Output voltage, low level	24	0	400	mV	10
F2	AY2 "	4	"	"	"	"
F3	AY3 "	23	"	"	"	"
F4	AY4 "	3	"	"	"	"
F5	AY5 "	2	"	"	"	"
F6	AY6 "	22	"	"	"	"
F7	BY1 "	32	"	"	"	"
F8	BY2 "	8	"	"	"	"
F9	BY3 "	31	"	"	"	"
F10	BY4 "	9	"	"	"	"
F11	BY5 "	29	"	"	"	"
F12	BY6 "	11	"	"	"	"

Source: https://assist.dla.mil -- Downloaded: 2026-02-20T17:17Z
Check the source to verify that this is the current version before use.



NOTES:
1. R1 = 51.1Ω ±1%, 1/2 W.
2. R2 = 340Ω ±1%, 1/4 W.


* FIGURE 10. Output voltage (low-level) test circuit for table VIII.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.

TABLE IX. Output leakage current (high-level) test.

Test condition	Parameter	Connect	Initial limits 25°C ±5°C ambient		Unit	Test figure
		A to pin	Min	Max		
G1	AY1 Output leakage current, high level	24	0	100	µA	11
G2	AY2 "	4	"	"	"	"
G3	AY3 "	23	"	"	"	"
G4	AY4 "	3	"	"	"	"
G5	AY5 "	2	"	"	"	"
G6	AY6 "	22	"	"	"	"
G7	AY7 "	21	"	"	"	"
G8	AY8 "	25	"	"	"	"
G9	BY1 "	32	"	"	"	"
G10	BY2 "	8	"	"	"	"
G11	BY3 "	31	"	"	"	"
G12	BY4 "	9	"	"	"	"
G13	BY5 "	29	"	"	"	"
G14	BY6 "	11	"	"	"	"
G15	BY7 "	30	"	"	"	"
G16	BY8 "	33	"	"	"	"

Source: https://assist.dla.mil -- Downloaded: 202640-20T17:17Z
Check the source to verify that this is the current version before use.



CAUTION

Do not isolate the chassis of item X01 from earth ground.

NOTES:
1. R1 = 51.1Ω ±5%, 1/2 W.
2. R2 = 422Ω ±1%, 1/8 W.


FIGURE 11. Output leakage current (high-level) test circuit for table IX.

Source: https://assist.dla.mil Downloaded: 202640-20T17:17Z
Check the source to verify that this is the current version before use.

TABLE X. Input current (high-level) test.

Test condition	Parameter		Connect		Initial limits 25°C ±5°C ambient		Unit	Test figure
			A to pin	B to pin	Min	Max		
H1	AA	Input current, high level	26,6,27,7,28,12,34, 13,35,14,36	5	0	40	µA	12
H2	AB	"	5,6,27,7,28,12,34, 13,35,14,36	26	"	"	"	"
H3	AC	"	5,26,27,7,28,12,34, 13,35,14,36	6	"	"	"	"
H4	AD	"	5,26,6,7,28,12,34, 13,35,14,36	27	"	"	"	"
H5	AE	"	5,26,6,27,28,12,34, 13,35,14,36	7	"	"	"	"
H6	A ENABLE	"	5,26,6,27,7,12,34, 13,35,14,36	28	"	"	"	"
H7	BA	"	5,26,6,27,7,28,34, 13,35,14,36	12	"	"	"	"
H8	BB	"	5,26,6,27,7,28,12, 13,35,14,36	34	"	"	"	"
H9	BC	"	5,26,6,27,7,28,12, 34,35,14,36	13	"	"	"	"
H10	BD	"	5,26,6,27,7,28,12, 34,13,14,36	35	"	"	"	"
H11	BE	"	5,26,6,27,7,28,12, 34,13,35,36	14	"	"	"	"
H12	B ENABLE	"	5,26,6,27,7,28,12, 34,13,35,14	36	"	"	"	"

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.



CAUTION:

Do not isolate the chassis of item X01 from earth ground.


FIGURE 12. Input current (high-level) test circuit for table X.

Source: https://assist.dla.mil -- Downloaded: 202610-20T17:17Z
Check the source to verify that this is the current version before use.

*TABLE XI. Input current (low-level) test.

Test condition	Parameter	Connect	Initial limits 25°C ±5°C ambient		Unit	Test figure
		A to pin	Min	Max		
J1	AA Input current, low level	5	0.0	-1.1	mA	13
J2	AB "	26	"	"	"	"
J3	AC "	6	"	"	"	"
J4	AD "	27	"	"	"	"
J5	AE "	7	"	"	"	"
J6	A ENABLE "	28	"	"	"	"
J7	BA "	12	"	"	"	"
J8	BB "	34	"	"	"	"
J9	BC "	13	"	"	"	"
J10	BD "	35	"	"	"	"
J11	BE "	14	"	"	"	"
J12	B ENABLE "	36	"	"	"	"

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.



CAUTION:

Do not isolate the chassis of item X01 from earth ground.

FIGURE 13. Input current (low-level) test circuit for table XI.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.

TABLE XII. Power supply current test.

Test condition	Parameter	Initial limits 25°C ±5°C ambient		Unit	Test figure
		Min	Max		
K	Power supply current	2	198	mA	14

Source: https://assist.dla.mil -- Downloaded: 2026-02-20T17:17Z
Check the source to verify that this is the current version before use.





FIGURE 14. Power supply current test circuit for table XII.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.

TABLE XIII. Transition time (t_{THL}) test.

Test condition	Parameter	Connect		Initial limits 25°C ±5°C ambient		Unit	Test figure
		A to pin	B to pin	Min	Max		
L1	AY1 Transition time (t_{THL}), C_L = 50 pF	28	24	5	30	ns	15,16
L2	AY2 "	"	4	"	"	"	"
L3	AY3 "	"	23	"	"	"	"
L4	AY4 "	"	3	"	"	"	"
L5	AY5 "	"	2	"	"	"	"
L6	AY6 "	"	22	"	"	"	"
L7	BY1 "	36	32	"	"	"	"
L8	BY2 "	"	8	"	"	"	"
L9	BY3 "	"	31	"	"	"	"
L10	BY4 "	"	9	"	"	"	"
L11	BY5 "	"	29	"	"	"	"
L12	BY6 "	"	11	"	"	"	"


Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.



NOTES:
1. R1 = 51.1Ω ±5%, 1/2 W.
2. Load outputs with load as shown on figure 17.

* FIGURE 15. Transition time (t_{THL}) test circuit for table XIII.


Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.



NOTES:
1. Input pulse parameters:
   $t_{TLH1} = t_{THL1} = 10 \pm 2$ns.
   PRP = 1500 ±50 ns.
   PWA = 750 ±50 ns.
2. Before making the measurements, verify that the output pulse high level $\geq$ 2.4 V and that the low level $\leq$ 0.4 V.
3. All voltages are referenced to ground.

* FIGURE 16. Transition time (t_{THL}) test circuit waveforms for table XIII.

Source: https://assist.dla.mil - Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.



NOTES:
1. CR1 = 1N3600, 1N4150, or equivalent.
2. R1 = Select value for a current flow of 12 mA ±1% out of point L with point L held at 0.4 V and point V held at 5 V.
3. R2 = 9.09 kΩ ±1%, 1/8 W.
4. R3 = 2.87 kΩ ±1%, 1/8 W.
5. C_L = 50 ±5 pF (including probe and parasitic capacitance).
6. Lead length from load to module output pin shall be less than 2 inches (50.80 mm).


* FIGURE 17. RQB module load circuit.

Source: https://assist.dla.mil Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.

TABLE XIV. Galloping read access time pattern test.

Test condition	Parameter		Initial limits 25°C ±5°C ambient		Unit	Test figure
			Min	Max		
M1	Galloping read access time pattern (C_L = 50 pF, V_{CC} = 4.5 V)	Module shall conform to the requirements of figure 18 and 19 for each test condition.	No failure			18,19, 20
M2	Galloping read access time pattern (C_L = 50 pF, V_{CC} = 5.5 V)		No failure			18,19, 20


Source: https://assist.dla.mil -- Downloaded: 2020-10-20T17:17Z
Check the source to verify that this is the current version before use.



NOTES:
1. V_{CC} = 4.5 V ±1% for test condition M1.
2. V_{CC} = 5.5 V ±1% for test condition M2.
3. Load outputs with load as shown on 17.

* FIGURE 18. Galloping read access time pattern test circuit for table XIV.

Source: https://assist.dla.mil -- Downloaded: 202640-20T17:17Z
Check the source to verify that this is the current version before use.



GALLOPING READ ACCESS TIME PATTERN PROGRAM FLOW CHART

NOTE: Pattern is read and verified at each location.

* FIGURE 19. Galloping read access time pattern program flow chart for table XIV.

Source: https://assist.dla.mil -- Downloaded: 202640-20T17:17Z
Check the source to verify that this is the current version before use.

Program test conditions M1 - M2

1. The objective of the galloping read access time pattern is to test address access time. It is necessary to test all possible address transitions. The test also verifies circuit enable time (t_{EA}) and address access time (t_{AA}).

2. A program that fulfills the galloping read access time pattern test objective would be:

(a) Read memory address zero.
(b) Read memory address one.
(c) Read memory address zero.
(d) Read memory address two.
(e) Read memory address zero.
(f) Read memory address three.

●
●
●

(g) Read memory address zero.
(h) Read memory address 31.
(i) Read memory address one.
(j) Read memory address two.
(k) Read memory address one.
(l) Read memory address three.

●
●
●


(m) Read memory address one.
(n) Read memory address 31.
(o) Read memory address one.
(p) Read memory address zero.
(q) Read memory address two.
(r) Read memory address three.
(s) Read memory address two.
(t) Read memory address four.

●
●
●

(u) Continue this pattern until all memory addresses have been tested to all other memory addresses.

* FIGURE 19. Galloping read access time pattern program flow chart for table XIV - Continued.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.



NOTES:
1. Address access time t_{AA} (50 pF) = 55 $^{+0}_{-4}$ ns.
2. Enable access time t_{EA} (50 pF) = 45 $^{+0}_{-4}$ ns.
3. $t_{TLH} = t_{THL} = 10 \pm 4$ ns.


* FIGURE 20. Galloping read access time pattern test circuit waveforms for table XIV.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.

TABLE XV. Enable recovery time test.

Test condition	Parameter	Connect	Initial limits 25°C ±5°C ambient		Unit	Test figure
		A to pin	Min	Max		
N1	AY1 Enable recovery time	24	5	55	ns	21,22
N2	AY2 "	4	"	"	"	"
N3	AY3 "	23	"	"	"	"
N4	AY4 "	3	"	"	"	"
N5	AY5 "	2	"	"	"	"
N6	AY6 "	22	"	"	"	"
N7	BY1 "	32	"	"	"	"
N8	BY2 "	8	"	"	"	"
N9	BY3 "	31	"	"	"	"
N10	BY4 "	9	"	"	"	"
N11	BY5 "	29	"	"	"	"
N12	BY6 "	11	"	"	"	"


Source: https://assist.dla.mil -- Downloaded: 2026-02-20T17:17Z
Check the source to verify that this is the current version before use.



NOTES:
1. R1 = 51.1Ω ±5%, 1/2 W.
2. Load outputs with load as shown on figure 17.

* FIGURE 21. Enable recovery time test circuit for table XV.

Source: https://assist.dla.mil -- Downloaded: 202610-20T17:17Z
Check the source to verify that this is the current version before use.



NOTES:
1. Input pulse parameters:
   PRP = 1000 ±100 ns.
   PWA = 500 ±50 ns.
   $t_{THL} = t_{TLH}$ = 10 ±2ns.
2. Before making the measurements, verify that the output high level $\geq$ 2.4 V and the low level $\leq$ 0.4 V.
3. All voltages are referenced to ground.

* FIGURE 22. Enable recovery time test circuit waveforms for figure 21.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.

TABLE XVI. Power supply transient amplitude.

Test condition	Parameter	Initial limits 25°C ±5°C ambient		Unit	Test figure
		Min	Max		
P	Power supply transient amplitude	0	400	mV	23,24

TABLE XVII. Power supply filter capacitance.

Test condition	Parameter	Connect		Initial limits 25°C ±5°C ambient		Unit	Test figure
		A to pin	B to pin	Min	Max		
Q	Power supply filter capacitance	Open	1	3.2	6.2	µF	25

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.

TABLE XVIII. Input capacitance test.


Test condition		Parameter	Connect		Initial limits 25°C ±5°C ambient		Unit	Test figure
			A to pin	B to pin	Min	Max		
R1	AA	Input capacitance	5	Open	2	15	pF	25
R2	AB	"	26	"	"	"	"	"
R3	AC	"	6	"	"	"	"	"
R4	AD	"	27	"	"	"	"	"
R5	AE	"	7	"	"	"	"	"
R6	A ENABLE	"	28	"	"	"	"	"
R7	BA	"	12	"	"	"	"	"
R8	BB	"	34	"	"	"	"	"
R9	BC	"	13	"	"	"	"	"
R10	BD	"	35	"	"	"	"	"
R11	BE	"	14	"	"	"	"	"
R12	B ENABLE	"	36	"	"	"	"	"

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.

TABLE XIX. Output capacitance test.

Test condition	Parameter		Connect		Initial limits 25°C ±5°C ambient		Unit	Test figure
			A to pin	B to pin	Min	Max		
S1	AY1	Output capacitance	24	Open	2	15	pF	25
S2	AY2	"	4	"	"	"	"	"
S3	AY3	"	23	"	"	"	"	"
S4	AY4	"	3	"	"	"	"	"
S5	AY5	"	2	"	"	"	"	"
S6	AY6	"	22	"	"	"	"	"
S7	AY7	"	21	"	"	"	"	"
S8	AY8	"	25	"	"	"	"	"
S9	BY1	"	32	"	"	"	"	"
S10	BY2	"	8	"	"	"	"	"
S11	BY3	"	31	"	"	"	"	"
S12	BY4	"	9	"	"	"	"	"
S13	BY5	"	29	"	"	"	"	"
S14	BY6	"	11	"	"	"	"	"
S15	BY7	"	30	"	"	"	"	"
S16	BY8	"	33	"	"	"	"	"


Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.



NOTE: R1 = 51.1Ω ±5%, 1/2 W.

* FIGURE 23. Power supply transient amplitude test circuit for table XVI.


Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.



NOTE: Input pulse parameters:
PWA = 1.0 ±0.1 µs.
PRP = 2.0 ±0.2 µs.
$t_{TLH} = t_{THL}$ = 3.5 ±1.5 ns (verified at each input).

* FIGURE 24. Power supply transient amplitude test circuit waveforms for table XVI.

Source: https://assist.dla.mil Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.



NOTES:
1. Null out the effects of the test leads prior to connecting the module.
2. Do not attach test connectors or wires to any of the module pins other than pin 10 and the pin under test. Stray capacitance added to other pins may affect the readings.
3. Item COl setup:
   Frequency = 120 Hz.
   V_{pk} = 0.3 V maximum.

* FIGURE 25. Power supply filter, input, and output capacitance test circuit for tables XVII, XVIII, and XIX.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.

INSTRUCTIONS: In a continuing effort to make our standardization documents better, the DoD provides this form for us submitting comments and suggestions for improvements. All users of military standardization documents are invited to pro suggestions. This form may be detached, folded along the lines indicated, taped along the loose edge *(DO NOT STAPLE)*, mailed. In block 5, be as specific as possible about particular problem areas such as wording which required interpretation, too rigid, restrictive, loose, ambiguous, or was incompatible, and give proposed wording changes which would alleviate the problems. Enter in block 6 any remarks not related to a specific paragraph of the document. If block 7 is filled out, an acknowledgement will be mailed to you within 30 days to let you know that your comments were received and are being considered.

NOTE: This form may not be used to request copies of documents, nor to request waivers, deviations, or clarification of specification requirements on current contracts. Comments submitted on this form do not constitute or imply authorizatio to waive any portion of the referenced document*(s)* or to amend contractual requirements.

(Fold along this line)

(Fold along this line)

DEPARTMENT OF THE NAVY

Naval Electronic Systems Command
Washington, DC 20363



NO POSTA
NECESSA
IF MAILE
IN THE
UNITED STA

OFFICIAL BUSINESS
PENALTY FOR PRIVATE USE $300

BUSINESS REPLY MAIL
FIRST CLASS PERMIT NO 12503 WASHINGTON D C

POSTAGE WILL BE PAID BY THE DEPARTMENT OF THE NAVY

COMMANDER
NAVAL ELECTRONIC SYSTEMS COMMAND
DEFENSE STANDARDIZATION PROGRAM BRANCH
DEPARTMENT OF THE NAVY
WASHINGTON, DC 20363
ATTN: ELEX 8111

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:17Z
Check the source to verify that this is the current version before use.

STANDARDIZATION DOCUMENT IMPROVEMENT PROPOSAL

(See Instructions – Reverse Side)

1. DOCUMENT NUMBER	2. DOCUMENT TITLE
MIL-M-28787/271A(EC)	Modules, Standard Electronic Converter, Binary/BCD, Digital, Key Code ROB

3a. NAME OF SUBMITTING ORGANIZATION	4. TYPE OF ORGANIZATION *(Mark one)*
	☐ VENDOR ☐ USER ☐ MANUFACTURER ☐ OTHER *(Specify)*. _____
b. ADDRESS *(Street, City, State, ZIP Code)*	

5. PROBLEM AREAS

a. Paragraph Number and Wording:

b. Recommended Wording:

c. Reason/Rationale for Recommendation

6. REMARKS

7a. NAME OF SUBMITTER *(Last, First, MI)* – Optional	b. WORK TELEPHONE NUMBER *(Include Area Code)* – Optional
c. MAILING ADDRESS *(Street, City, State, ZIP Code)* – Optional	8. DATE OF SUBMISSION *(YYMMDD)*

Source: https://assist.dla.mil -- Downloaded: 2026/10-20T17:17Z
Check the source to verify that this is the currenversion before use.