MILITARY SPECIFICATION

MODULES, STANDARD ELECTRONIC

MEMORY, RANDOM ACCESS, KEY CODE ZJS

This amendment forms a part of Military Specification MIL-M-28787/302A(EC), dated 10 July 1981, and is approved for use by the Naval Electronic Systems Command, Department of the Navy, and is available for use by all Departments and Agencies of the Department of Defense.

PAGE 2

* Add the following new paragraphs:

"3.5.8.1 Test code marking. A test code in accordance with 3.5.8.2 shall be marked on the module in the area specified for manufacturer's information in accordance with MIL-STD-1389. This test code is to identify the vendor's integrated circuit used on a module. The identity of the integrated circuit vendor is indicated to facilitate topology dependent testing; therefore, the module shall be tested with the topology corresponding to the integrated circuit vendor used. A test code shall be assigned by the SEMP-QAA for each vendor's integrated circuit type used. Additional test code identification numbers shall be requested from and assigned by the SEMP-QAA. Test code identification numbers may be marked on the modules upon assignment.

"3.5.8.2 Test code identification numbers. The following test code identification numbers have been assigned.

Test code identification number	Integrated circuit manufacturer's FSCM
00	50088 (Mostek)
01	04713 (Motorola)
02	34335 (Advanced Micro Devices)
03	01295 (Texas Instruments)

An example of the test code identification is as follows: TEST IDENT - 00

"3.5.8.3 Test code exceptions. Modules built to this detail specification prior to MIL-M-28787/302A(EC) Amendment 3 were not required to have test code marking."

"3.10 Testability requirements. Dynamic random access memory integrated circuits of different vendors or designs shall not be mixed on a module. In addition, address scrambling between the integrated circuit and the module level shall be avoided."

PAGE 4

TABLE I, test condition column: Delete "J1-J5" and substitute "J1-J4"; delete "J6-J10" and substitute "J5-J8".

PAGE 15

FIGURE 6: Add a connection dot at the intersection of the E line from the negative terminal of item P01-3 and the 0 V REF line.

PAGE 16

FIGURE 7, add the following on figure 7:

" CAUTION:
Do not isolate the chassis of
ammeter X01 from earth ground."

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:32Z
Check the source to verify that this is the current version before use.

PAGE 21

TABLE VIII: Delete and substitute new table VIII as printed on page 3 of this amendment.

PAGE 22

FIGURE 8: Delete and substitute new figure 8 as printed on page 4 of this amendment.

PAGE 25

FIGURE 11: Delete the note in its entirety.

PAGE 28

FIGURE 12: Delete and substitute new figure 12 as printed on page 5 of this amendment.

PAGE 42

FIGURE 18: Delete and substitute new figure 18 as printed on page 6 of this amendment.

PAGE 83

FIGURE 41, NOTE 3: Delete "Frequency = 120 Hz" and substitute "Frequency = 1 kHz".

NOTE: The margins of this amendment are marked with asterisks to indicate where changes from the previous amendment were made. This was done as a convenience only and the Government assumes no liability whatsoever for any inaccuracies in these notations. Bidders and contractors are cautioned to evaluate the requirements of this document based on the entire content irrespective of the marginal notations and relationship to the last previous amendment.

Agent:
DLA-ES

Preparing activity:
Navy - EC


(Project 5963-N647)

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:32Z
Check the source to verify that this is the current version before use.

TABLE VIII. Ground pin continuity test.

Test condition	Parameter		Connect		Initial limits 25° ±5°C ambient		Unit	Test figure
			A to pin	B to pin	Min	Max		
J1	1A30	Ground pin continuity	1A30	1A10	0	1	Ω	11
J2	2A10		2A10	1A10				
J3	2A30		2A30	1A10				
J4	Frame		1A11	1A31				
J5	1A30		1A30	1A10	0.0	0.1		
J6	2A10		2A10	1A10				
J7	2A30		2A30	1A10				
J8	Frame		1A11	1A31				


Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:32Z
Check the source to verify that this is the current version before use.



NOTE: R1 = 750Ω ±1%, 1/8 W.

FIGURE 8. Input clamp diode voltage test circuit for table V.


Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:32Z
Check the source to verify that this is the current version before use.



NOTES:
1. All tester leads to be of minimum length.
2. Input conditions are found in table X for test conditions K1-K8 and table XI for test conditions L1-L8.
3. Load outputs per figure 14.

FIGURE 12. Output voltage (low-level and high-level) test circuit for table IX.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:32Z
Check the source to verify that this is the current version before use.



NOTES:
1. All tester leads to be 2 inches (50.8 mm) maximum length.
2. Load each output per figure 14.

FIGURE 18. Dynamic functional test circuit for table XIII.

Source: https://assist.dla.mil -- Downloaded: 2026-10-20T17:32Z
Check the source to verify that this is the current version before use.