





Delay time for each test is included in the tb code

Assignment3 decoder













Assignment2 ALU_64 incorrect (the outputs were correct but my assert statements I put the incorrect result for right shifts)











Assignment2 ALU 64 Correct












Worst case delay:



--worst case delay 1 and 0 with a carry, use 1 and 1 in the first bit to create carry for other bits, subtraction as bit flipping will also cause delay