

## Delay time for each test is included in the tb code

## Assignment3 decoder




Assignment3 register, worst case delay: 26674ps frequency = 37 mhz (1/period) period = worst case delay? Do we need set up and hold here, it seems maybe negligible....





000000000000000000000000000000000000000	000000000000	00000000000	0000000000	(0000000	ф00000000000	000000000000000000000000000000000000000	00000000000	000000000000	0000000000	01				(0000000	00000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000	0011
000000000000000000000000000000000000000	0000000000	0000000000	000000000000	0000000000	00000000000	00000000011		, t	000000000	00000000000	00000000000	00000000000	0000000000	00000000100						
	ļ																			_
010																				
001																				
001																	00010			
																				_
000000000000000000000000000000000000000	000000000000	00000000000	0000000000	0000																
000000000000000000000000000000000000000	00000000000																			
																00000000000	000000000000000000000000000000000000000	000000000000	00000000000	0011
											000000000000000000000000000000000000000	000000000000000000000000000000000000000	00000000000			00000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000	0011
											000000000000000000000000000000000000000	000000000000000000000000000000000000000	00000000000			00000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	0011
000000000000000000000000000000000000000											000000000000000000000000000000000000000	000000000000000000000000000000000000000	00000000000			00000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	0011
000000000000000000000000000000000000000											000000000000000000000000000000000000000	000000000000	00000000000			00000000000	000000000000000000000000000000000000000	000000000000000000000000000000000000000	00000000000	0011
000000000000000000000000000000000000000											00000000000	000000000000	0000000000			00000000000		000000000000000000000000000000000000000	00000000000	0011
00000000000000000000000000000000000000	(0000000000	0000000000	000000000000	0000000000				)	0000000000	000000000000			0000000000			00000000000	\$00010	000000000000000000000000000000000000000	00000000000	0011
00000000000000000000000000000000000000	(0000000000	0000000000	000000000000	0000000000				)	0000000000	000000000000	000000000000000000000000000000000000000		00000000000				(00010	000000000000000000000000000000000000000	0000000000	0011
00000000000000000000000000000000000000	(0000000000	0000000000	000000000000	0000000000				)	0000000000	000000000000			0000000000					00000000000	00000000000	0011
00000000000000000000000000000000000000	X 0000000000	0000000000	000000000000	0000000000				)	0000000000	000000000000			0000000000				(00010	00000000000	00000000000	0011
00000000000000000000000000000000000000	X 0000000000	0000000000	000000000000	0000000000				)	0000000000	000000000000			0000000000				(00010	00000000000	00000000000	0011
00000000000000000000000000000000000000	X 000000000	0000000000	000000000000	0000000000				)	0000000000	000000000000000000000000000000000000000			0000000000				X00010 X00010	0000000000	00000000000	0011
00000000000000000000000000000000000000	X 000000000	0000000000	000000000000	0000000000				)	0000000000	000000000000000000000000000000000000000			0000000000				(00010	0000000000	00000000000	0011
00000000000000000000000000000000000000	X 0000000000 - X 000000000 00000000	0000000000	000000000000	0000000000				)	0000000000	000000000000000000000000000000000000000			0000000000				X00010 X00010	0000000000	0000000000	0011
00000000000000000000000000000000000000	X000000000	0000000000	000000000000000000000000000000000000000	0000000000				1	((0000000)	000000000000000000000000000000000000000	0000000000	0000 100	0000000000				X00010 X00010	0000000000	0000000000	0011
00000000000000000000000000000000000000	X000000000	0000000000	000000000000000000000000000000000000000	0000000000				1	((0000000)	000000000000000000000000000000000000000		0000 100	0000000000				X 000 10 X 000 10 X 000 10	0000000000	0000000000	0011
1010 1010 1000000000000000000000000000	X000000000	0000000000	000000000000000000000000000000000000000	0000000000				1	((0000000)	000000000000000000000000000000000000000	0000000000	0000 100	0000000000				X00010 X00010	0000000000	0000000000	


<u>.000000000000000000000000000000000000</u>	000000000000000000000000000000000000000		(00000000000000000000000000000000000000	000000000100
000000000000000000000000000000000000000	. (() 0000000000000000000000000000000000	000000000000000000000000000000000000000		
000000000000000000000000000000000000000	0000000 (000000000000000000000000000	000000000000000000000000000000000000000		(00000000000000000000000000000000000000
0				
1				
0				
	000000000000000000000000000000000000000		X 000000000000000000000000000000000000	000000000100
	. XX 000000d0000000000d00000000000000000			
000000000000000000000000000000000000000	/000000	000000000000000000000000000000000000000		(00000000000000000000000000000000000000
0				
01				
000000000000000000000000000000000000000	00	000000000101		1,0000000000000000000000000000000000000
10	,00000000000000000000000000000000000000	0000000101		, 0000000000000000000000000000000000000
10				
000000000000000000000000000000000000000	00		X0000000000000000000000000000000000000	
000000000000000000000000000000000000000			, 0000000000000000000000000000000000000	
10				
	00			
				(,0000000000000000000000000000000000000
000000000000000000000000000000000000000	100000000000000000000000000000000000000	20000000101		
10 00000000000000000000000000000000000	00	00000000101		7,0000000000000000000000000000000000000




Increased frequency:














## Assignment2 ALU 64 Correct















## Worst case delay:



--worst case delay 1 and 0 with a carry, use 1 and 1 in the first bit to create carry for other bits, subtraction as bit flipping will also cause delay