
DISPOSITIVOS PROGRAMABLES

Técnicas Digitales I

Luis Eduardo Toledo




CONFIGURACIONES BASICAS COMBINACIONALES






ROM






PAL






PLA






CONFIGURACIONES SECUENCIALES



- 1. Sequential (or simple) programmable logic device (SPLD)
- 2. Complex programmable logic device (CPLD)
- 3. Field-programmable gate array (FPGA)




SPLD SIMPLE PROGRAMMABLE LOGIC DEVICE






CPLD COMPLEX PROGRAMMABLE LOGIC DEVICE





FPGA

FIELD-PROGRAMMABLE GATE ARRAY



CONFIGURABLE LOGIC BLOCK (CLBs)


INPUT/OUTPUT BLOCK (IOBs)

ARQUITECTURA BÁSICA DE XILINX SPARTAN



FPGA

FIELD-PROGRAMMABLE GATE ARRAY



LOGIC ELEMENT (LEs)


INPUT/OUTPUT ELEMENT (IOEs)

ALGUNAS FPGAS
INCLUYEN OTROS
BLOQUES
CONSTRUCTIVOS
COMO
MULTIPLICADORES,
RAMS, ETC.

ARQUITECTURA BÁSICA DE ALTERA




ARQUITECTURA DE UN CLB CONFIGURABLE LOGIC BLOCK





ARQUITECTURA DE UN LE LOGIC ELEMENT



LOGIC ARRAY BLOCK (LAB) (16 LEs)



ARQUITECTURA DE UN CLB CONFIGURABLE LOGIC BLOCK

Un bloque lógico típico consiste de lookup tables (LUTs), multiplexores, compuertas y flip-flops.

Una lookup table es una tabla de verdad almacenada en una SRAM y suministra las funciones combinacionales del circuito para el bloque lógico.

Por ejemplo, una SRAM de 16 x 2 puede almacenar la tabla de verdad de un circuito combinacional que tiene 4 entradas y dos salidas.



LOOKUP TABLE LUTs




Figure 5.53 4-word × 1-bit memory array used as a lookup table

