## **Design code for sequence generator**

```
module sequence_gen(op,clk);
input clk;
output [3:0]op;
reg [3:0]op;
 initial
  begin
 op[3:0] = 4'b1100;
   end
always @( posedge clk)
 op \le \{op[3] \circ op[1], op[3:1]\};
endmodule
                                 Testbench
module test sequence gen();
 reg clk;
 wire [3:0] op;
 sequence gen SG1 (op,clk);
 initial
  begin
   clk=0;
  forever #10 \text{ clk} = \sim \text{clk};
end
 initial
  begin
  #200
  $finish;
 end
endmodule
```