
This document explains the function of the EPS, its schematic level design, its board level design, and its functional testing

# **EPS**

Electrical Power Subsystem Design

Revision: 3.0.3

Bradley Davis



# **Table of Contents**

1	Intro	oduct	tion	4
	1.1	Fun	ction	
	1.2	Req	uirements	2
2	Deta	ailed	Description	
	2.1	Fun	ctional Block Diagram	!
	2.1.	1	Power Input	
	2.1.	2	Energy Storage	[
	2.1.	3	Power Output	6
	2.1.	4	PMIC	6
	2.1.	5	Monitoring	6
	2.2	Sche	ematic	6
	2.2.	1	Isolated Grounds	6
	2.2.	2	Power Rails	-
	2.2.	3	Input Switching	-
	2.2.	4	Battery & Battery Protection	
	2.2.	5	Separation Switching	8
	2.2.	6	3.3V Regulation	8
	2.2.	7	Output Switching	
	2.2.	8	Current Monitoring	
	2.2.	9	Voltage Monitoring	
	2.2.	10	Temperature Monitoring	10
	2.2.	11	PMIC	
	2.2.	12	I <sup>2</sup> C Bus	10
	2.2.	13	SPI Bus	1:
	2.2.	14	Analog Voltage Reference and Supply	1
	2.2.	15	Mechanical Features	1
	2.3	Boa	rd	1:
	2.3.	1	Layer Stack-Up	12
	2.3.	2	Layout Constraints	12
3	Test	ing		14





3.1	Befo	ore First Power-On Check	14
3.1	1	Test Instructions	14
3.1	2	Test Data	14
3.2	Sepa	aration Switching	15
3.2	2.1	Test Instructions	15
3.2	2.2	Test Data	16
3.2	2.3	Test Notes	16
3.3	Pow	er Rails	16
3.3	3.1	Test Instructions	16
3.3	3.2	Test Data	16
3.4	Inpu	t Switching	17
3.4	1.1	Test Instructions	18
3.4	1.2	Test Data	18
3.4	1.3	Test Notes	19
3.5	Out	put Switching	19
3.5	5.1	Test Instructions	19
3.5	5.2	Test Data	19
3.5	5.3	Test Notes	21
3.6	Batt	ery Charging	21
3.6	5.1	Test Instructions	21
3.6	5.2	Test Data	21
3.7	Batt	ery Protection	21
3.7	'.1	Discharge Overcurrent	21
3.7	'.2	Load Short Circuit	23
3.7	'.3	Charge Overcurrent	24
3.7	<b>'</b> .4	Charge Overvoltage	26
3.7	'.5	Discharge Undervoltage	27
3.8	3.3V	<sup>7</sup> Regulator	29
3.8	3.1	Voltage	29
3.8	3.2	Ripple and Noise	30
3.8	3.3	Efficiency	31
3.8	3.4	Current Limit	32





3.9	Loa	d Response - Battery	33
3.9	9.1	Test Instructions	33
3.9	9.2	Test Data	33
3.9	9.3	Test Notes	36
3.10	Loa	d Response – 3.3V Regulator	36
3.1	l0.1	Test Instructions	36
3.1	LO.2	Test Data	36
3.1	10.3	Test Notes	42
3.11	I <sup>2</sup> C	Bus	42
3.1	11.1	Test Instructions	42
3.1	11.2	Test Data	42
3.1	L1.3	Test Notes	42
3.12	Cur	rent Monitoring	42
3.1	12.1	Test Instructions	42
3.1	12.2	Test Data	42
3.1	12.3	Test Notes	43
3.13	Vol	tage Monitoring	43
3.1	l3.1	Test Instructions	44
3.1	13.2	Test Data	44
3.14	Ten	nperature Monitoring	44
3.1	L4.1	Test Instructions	44
3.1	L4.2	Test Data	44
3.15	Ana	log Voltage Reference	44
3.1	l5.1	Voltage	45
3.1	l5.2	Ripple and Noise	45
3.16	PM	IC Programming	46
3.1	l6.1	Test Instructions	46
3.1	16.2	Test Data	46
3.1	16.3	Test Notes	46





# 1 Introduction

This document explains how the EPS will fulfil the following Functions and conform to the following Requirements. This document refers to the EPS version 3.0 and Solar Panel version 2.0.

# 1.1 Function

The Electrical Power Subsystem (EPS) is responsible for the following:

- Accumulating energy
- Regulating voltage
- Distributing power

# 1.2 Requirements

The system requirements and EPS design requirements can be found on GitHub.





# 2 Detailed Description

This section references the EPS <u>schematic</u>. Page numbers will be listed and may have coordinates listed (number and letter combination found around the frame).

# 2.1 Functional Block Diagram

The block diagram can be found on the first page of the schematic.

# 2.1.1 Power Input

Energy is captured from the Sun using an array of photovoltaic cells¹. These cells are mounted onto solar panels that adjust the voltage and current to acceptable levels for direct charging of lithium-ion batteries². These criteria are up to 4.1V and up to  $0.5C^3$  per battery. Furthermore, power can be inputted from the umbilical⁴ using the same criteria as the solar panels. The umbilical will only be used whilst on the ground. The PMIC will automatically monitor the charging and disable current paths to follow the prescribed charging, see Energy Storage for more details. Most lithium-ion charging curves indicate voltage up to 4.2V and current up to 1C; however, the EPS will limit to 4.1V and 0.5C to preserve battery health⁵. Replacing the batteries on the EPS whilst in orbit is very difficult.

The solar panel and umbilical inputs are routed through a balance switching matrix before entering the batteries. This allows the PMIC to switch every cell going to either or both batteries.

# 2.1.2 Energy Storage

The EPS stores energy from the solar panels in batteries to fulfil high instantaneous power demands and any power demands during periods of eclipse<sup>7</sup>. Each battery has a protection IC that protects against the following faults:

- Overcharge
- Over-discharge
- Charge overcurrent
- Discharge overcurrent
- Load short-circuit detection

<sup>&</sup>lt;sup>7</sup> Requirements EPS-005, EPS-006, EPS-009





<sup>&</sup>lt;sup>1</sup> Requirement EPS-010

<sup>&</sup>lt;sup>2</sup> For details on charging lithium-ion batteries,

http://batteryuniversity.com/learn/article/charging\_lithium\_ion\_batteries

<sup>&</sup>lt;sup>3</sup> 1C is equal to the charge of the battery divide by 1 hour (Take the Ah of the battery and drop the "h")

<sup>&</sup>lt;sup>4</sup> Requirement EPS-021

<sup>&</sup>lt;sup>5</sup> Requirement REQ-009

<sup>&</sup>lt;sup>6</sup> Requirement EPS-008

The PMIC will monitor and regulate the temperature of the batteries. The batteries (and power inputs) disconnect from the rest of the EPS via separation switches and the RBF switch8.

#### 2.1.3 **Power Output**

The EPS has two separate rails for distribution: unregulated from the batteries and 3.3V9. There are two regulators10, one per battery. Most loads are connected via the backplane and are individually switched between either source (power chain A or B) or turned off, and current monitored. The PMIC controls these turning on and off, the switch for chain A or B is automatically performed.

There is a single load that cannot be disconnected from the regulators: the PMIC<sup>12</sup>. This ensures there is at least one processor that can turn on the rest of the satellite. The outputs' default states are off such that the PMIC must turn the loads on, this prevents glitching as the PMIC boots up. The power rail going to the In-Flight JTAG Reprogrammer (IFJR) is logical ORed with JTAG\_EN\_PMIC such that if the IFJR is programming the PMIC, its GPIO goes high impedance but the IFJR remains powered on to avoid corruption.

#### 2.1.4 **PMIC**

The Power Management IC (PMIC) is the microprocessor monitoring and operating the EPS<sup>13</sup>. Only one PMIC exist as adding redundant processors adds complexity that could reduce reliability. It communicates over I<sup>2</sup>C to Command and Data Handling subsystem (<u>C&DH</u>)<sup>14</sup> via the backplane and to its monitoring sensors directly. It collects sensor information and transfers this to the C&DH to be included in a telemetry packet to Ground<sup>15</sup>. The C&DH may also send commands. For example, enter safe mode by switching off specific subsystems<sup>16</sup>.

### Monitorina

The PMIC, through ADCs, monitors current, and voltage at various locations and temperature of various components, indicated on the block diagram<sup>17</sup>.

# 2.2 Schematic

#### 2.2.1 Isolated Grounds

On page 2 of the schematic (D1), are the four isolated grounds found on the EPS. Power ground (PGND) is directly connected to the backplane and most of the power chain. The other grounds are shorted to PGND using a  $0\Omega$  resistor

<sup>&</sup>lt;sup>17</sup> Requirements EPS-011, EPS-015, EPS-016, EPS-017





<sup>8</sup> Requirements EPS-020

<sup>&</sup>lt;sup>9</sup> Requirement EPS-001

<sup>&</sup>lt;sup>10</sup> Requirement EPS-008

<sup>&</sup>lt;sup>11</sup> Requirements EPS-008, EPS-011, EPS-012

<sup>&</sup>lt;sup>12</sup> Requirements EPS-013

<sup>&</sup>lt;sup>13</sup> Requirement EPS-022

<sup>&</sup>lt;sup>14</sup> Requirement EPS-018

<sup>&</sup>lt;sup>15</sup> Requirement EPS-019 <sup>16</sup> Requirement EPS-014

rated up to 2A, the expected current is less than 50mA each. Digital ground (DGND) connects to the digital circuity including the PMIC and Monitoring circuits. Analog ground (AGND) connects to analog monitoring circuits including the ADCs, their voltage reference, and the thermistors. Chassis ground (CHASSIS) is connected to the Mechanical Features including bolt holes and the card rails.

#### 2.2.2 Power Roils

Page 2 of the schematic illustrates all the power rails on the EPS. Notice how most components of the power chain can be routed to the other chain to increase redundancy. The expected current consumptions are derived from the energy budget. The limit of less than 1A per rail is imposed by the backplane with current limiters<sup>18</sup>

#### 2.2.2.1 Always-On Rail

There is one rail that is always-on and cannot be switched off, except with the Separation Switching. This provide power for the PMIC as the PMIC cannot be allowed to turn off or other subsystems may not be able to be turned on. It is 3.3V (page 5, B5). They use "ideal diodes" 19 to OR the power together from both power chains, whichever rail has a higher voltage provides the current.

# 2.2.3 Input Switching

A matrix of ideal diodes<sup>20</sup> (page 3) switch the solar panel inputs and umbilical input to either battery. The lower voltage battery receives the current first until both batteries have the same voltage. Their enable pin are connected to the PMIC for enabling or disabling charging. To reduce the number of enable pins, cells on the opposite side of the satellite share an enable. The increased control over individual cells is not important as the opposite side cell will be in shadow and okay if disabled.

As the GPIO of the PMIC defaults to high impedance input during boot up (every reset will enter this state). The IC includes an active pullup on its enable pin so an external one is not needed for when the PMIC is off.

The power inputs are placed in parallel with the batteries such that the loads will draw from the power inputs before drawing from the batteries.

# 2.2.4 Battery & Battery Protection

The batteries<sup>21</sup> (page 4, B2 & B5) are 18650 lithium-ion. The chemistry was chosen for its high volumetric and mass energy densities. A specific cell has not been chosen; a long-term study is required. The EPS will be compatible with most cells.

<sup>&</sup>lt;sup>21</sup> CIS PN: **01-0001** 





<sup>&</sup>lt;sup>18</sup> CIS PN: <u>60-0014</u> <sup>19</sup> CIS PN: <u>60-0015</u>

<sup>&</sup>lt;sup>20</sup> CIS PN: 60-0015

The batteries are protected by dedicated lithium-ion single-cell protection ICs<sup>22</sup> (page 4, B2 & B5). They measure the current passing through the battery by measuring the voltage between pins 4 & 6. With the Rds(on) of the MOSFET<sup>23</sup> and the shunt resistor, the IC prevents against  $\frac{90 \text{ to } 110 \text{mV}}{(6.4+6.4+10) m\Omega} = 4 \text{ to } 4.8 \text{A}$  of overcurrent. The IC also prevents against 4.275V of over-voltage and 2.800V of under-voltage.

The batteries are thermally connected to a heater and Temperature Monitoring thermistor. The heater is a TO-220  $10\Omega$  resistor which generates up to  $\frac{(3.7V)^2}{1.2} \approx 1.4W$  of heat. A lower resistance resistor may be exchanged for more heating capabilities, a thermal test will indicate this need. The heater can be driven at lower duty cycle, through PWM, to reduce the average output power.

### 2.2.5 Separation Switching

The separation switches (connected via the backplane) or the RBF pin switch (page 4, D3) disconnect the batteries and power input from the rest of the power chain. Either of the switches apply a pull down to the gate of a MOSFET that inverts the signal to another MOSFET that interrupts the power chain. When the umbilical is connected, and voltage is applied, it drives the MOSFETs the opposite way to connect the power chain. In the default state (no switches depressed or umbilical connected) a weak pull up to the batteries (through ORing diodes) keeps the MOSFETS driven to connect the power chain.

Connected to the separation switches and RBF pin switch is a capacitor and limiting resistor such that the time constant is  $(220\mu F)(158k\Omega) \approx 35s$  buffered with a unity gain buffer<sup>24</sup>. The PMIC measures the voltage across the capacitor. When the PMIC boots up, it will check this voltage is decide if it is powering up after a reset (the capacitor will still be charged) or after a deployment (the capacitor will be discharged).

# 2.2.6 3.3V Regulation

The 3.3V regulators (page 5) are switching mode, buck topology. The controller<sup>25</sup> automatically senses the output voltage and adjusts the switching parameters to keep the output at 3.3V. The controller was chosen for its small package and ability to output 100% duty cycle such that when the input drops below 3.3V, the output will follow the voltage of the input.

The large package Multi-Layer Ceramic Capacitors (MLCC, input and output filtering) are placed in series such that one was to fail short, they would not compromise the power chain. The small package and tantalum capacitors are not likely to fail due to mechanical vibration.





<sup>&</sup>lt;sup>22</sup> CIS PN: <u>60-0006</u> <sup>23</sup> CIS PN: <u>56-0005</u>

<sup>24</sup> CIS PN: 08-0002

<sup>25</sup> CIS PN: 06-0004

On the drain of the switching MOSFETs (page 5, A3 & C3) are snubber circuits that absorb and suppress transients thus reducing the output noise.

The switching MOSFETs and inductors (page 5, A3 & C3) are thermally connected to a thermistor for Temperature Monitoring and an optional heatsink if a thermal test indicates they need additional heat dissipation.

# 2.2.7 Output Switching

The output switching (pages 6, 7) uses ideal diodes<sup>26</sup> that automatically switch between power chain A or B, whichever is higher voltage, and have an integrated current limit. The PMIC controls each one individual between off and on with automatic switching. All rail's default state is off for when the PMIC is off and not driving the enable signals. Th IFJR's power rail is also (logical OR) enabled when the JTAG\_EN\_PMIC is on as described in Power Input.

Most outputs go into the backplane for distribution to their connected subsystem. The PR\_DEPLOY output (for releasing deployable mechanisms) and PV\_3.3V (for the solar panel monitoring circuits) connect to their load via wire harness (page 3).

#### 2.2.8 Current Monitoring

At various locations, the power chain has shunt resistors with current shunt amplifiers<sup>27</sup> connected to ADCs to monitor the current. Those locations are:

- Batteries: charging/discharging (page 4, B2 & B5)
- Power chain input (page 4, A2 & A5)
- 3.3V regulator input (page 5, A3 & C3)
- 3.3V regulator output (page 5, A5 & C5)

Output switching ideal diodes<sup>28</sup> have a current limit set by resistor whose current is proportional to the diode's current. This voltage is measured by an ADC to sense the current.

The solar panels monitor their own current and the PMIC communicates to them via the wire harness (page 3).

# 2.2.9 Voltage Monitoring

At various locations, the power chain is probed for the voltage using one of the ADCs. Those locations are:

- Batteries (page 4, A3 & A4)
- 3.3V regulator output (page 5, A6 & C6)
- Umbilical input (page 3, C2)

The solar panels monitor their own voltages and the PMIC communicates to them via the wire harness (page 3).

<sup>28</sup> CIS PN: 60-0014





<sup>&</sup>lt;sup>26</sup> CIS PN: <u>60-0014</u> <sup>27</sup> CIS PN: <u>08-0003</u> and <u>08-0004</u>

# 2.2.10 Temperature Monitoring

At various locations, the temperature is monitored using thermistors and one of the ADCs. Those locations are:

- Batteries (page 4, B3 & B4)
- 3.3V regulator switching components (page 5, A4 & C4)
- Input switching (page 3, D3)
- Output switching (page 6, D4; page 7, D4)
- PMIC (page 9, C4)
- Various locations of the PCB (page 11, A5:A6)
- Each ADC has an integrated temperature sensor

#### 2.2.11 PMIC

The PMIC (page 9) is a microcontroller from the STM32 low power family<sup>29</sup>. It was chosen for its ease of programming, and low power consumption. Since the PMIC is essentially just controlling GPIO and talking over two I<sup>2</sup>C Buses and a SPI Bus, the features of higher end processors are not needed.

#### 2.2.11.1 Programming Connections

During testing, the PMIC is programmed via Serial Wire Debug<sup>30</sup> (SWD, page 9, D5). The process of programming is made simple with just a single 6 pin header and a robust software utility. In orbit, the PMIC can be programmed via JTAG<sup>31</sup>. The In-Flight JTAG Reprogrammer (IFJR) connects via the backplane, through a tri-state buffer/logic level converter<sup>32</sup> (page 8, A1:B2). The IFJR can enable or disable the tri-state buffer which essentially disconnects the JTAG interface from the PMIC (it outputs high impedance), allowing the SWD to program. The logic level conversion feature is not used.

#### 2.2.12 I<sup>2</sup>C Bus

The PMIC has two I<sup>2</sup>C buses (page 9). One is for the EPS monitoring and control devices. The other is to communicate with the C&DH. On the EPS bus, the PMIC is the master served by the attached devices. Busses that communicate with devices on different power rails go through a tri-state buffer<sup>33</sup>, such that when the device is powered off, its ESD diodes do not hold the bus low preventing communication with the other devices on the bus.

#### 2.2.12.1 ADCs

There are nine ADCs<sup>34</sup> connected to the PMIC, each with eight single-ended inputs. Four are on the EPS (page 11). There is one on each solar panel. The ADC was chosen for its low power, small package, SAR architecture and up to nine addresses. The list of address follow:





<sup>29</sup> CIS PN: 61-0002

<sup>&</sup>lt;sup>30</sup> For more details on SWD, https://developer.arm.com/products/system-ip/coresight-debug-and-trace/coresight-prohitecture/corial wire debug-

trace/coresight-architecture/serial-wire-debug <sup>31</sup> For more details on JTAG, https://en.wikipedia.org/wiki/JTAG

<sup>32</sup> CIS PN: 09-0001

<sup>33</sup> CIS PN: 09-0001

<sup>&</sup>lt;sup>34</sup> CIS PN: 27-0003

- [0x58] EPS-0 (page 11, A2)
- [0x5C] EPS-1 (page 11, B2)
- [0x5E] EPS-2 (page 11, C2)
- [0x56] EPS-3 (page 11, B5)
- [0x40] EPS-4 (page 11, C5)
- [0x54] PV0 (+Z) (page 3, A1)
- [0x50] PV1 (-Y) (page 3, A3)
- [0x44] PV2 (-X) (page 3, B1)
- [0x46] PV3 (+Y) (page 3, B3)

# 2.2.12.2 Backplane to C&DH

The PMIC is a slave to the C&DH. See the interface document for details.

#### 2.2.13 SPI Bus

The PMIC has one SPI bus (page 9) to communicate with three ADCs<sup>35</sup>. These ADCs have a high bit count for resolution when measuring critical nodes including power chain currents and power chain voltages. Each ADC has its own select pin.

# 2.2.14 Analog Voltage Reference and Supply

Each ADC has its own analog reference of 2.5V with high temperature stability, not requiring a high precision external reference. For the thermistors, they are sourced from this analog reference with a unity gain buffer<sup>36</sup> to allow higher current draw (page 11, B4 & D4).

The EPS has an analog voltage supply (page 11, D2) which is fed by the always-on 3.3V rail filtered with a ferrite bead and capacitors. Precision is not required as all ADCs use the precision voltage reference for calibration. This is the source for the analog unity gain buffers and ADCs.

#### 2.2.15 Mechanical Features

The RBF pin holder (page 4, D1) and 3.3V Regulation heatsink (page 5, B1 & D1) mount directly to the EPS board using bolts. These holes are conductive and connected directly to *CHASSIS*, see Isolated Grounds. The EPS also slots into the structure using rails<sup>37</sup> which are also conductive and connected directly to chassis ground. Each of the holes have a capacitor and resistor connecting to power ground which will absorb transients.

# 2.3 Board

The board shall conform to the dimensions specified by the <u>CougSat Module Standard</u>.

<sup>&</sup>lt;sup>37</sup> See backplane documentation for details





<sup>35</sup> CIS PN: 27-0004

<sup>&</sup>lt;sup>36</sup> CIS PN: 08-0002

# 2.3.1 Layer Stack-Up

The board shall be four layered with ENIG finish, see Figure 1. Only through vias shall be used. The external copper weight shall be  $35\mu m$  and the internal copper weight shall be  $18\mu m$ .

Layer	Thickness	Primary Function
1 (top)	35μm (1oz)	SMD components, signal traces
Prepreg	200μm	
2	$18\mu m (0.5oz)$	Ground planes
Core	500μm	
3	$18\mu m (0.5oz)$	Power planes
Prepreg	200μm	
4 (bottom)	35μm (1oz)	Signal traces

Figure 1: Stack-Up

# 2.3.2 Layout Constraints

Unless specified in the following subsections, all signals shall use the default parameters below. Signals in the following subsections do not include their sense signals unless otherwise specified. Trace width can be broken if a trace needs to bottleneck down to a pin, the bottleneck shall be minimized.

Trace width: 0.16mm

Vias:  $\emptyset 0.3mm$ , unlimited count

Separation: 0.16mm Length: unlimited

Devices with specific placement and routing considerations are called out on the schematic, see "CAD Note:"

# 2.3.2.1 Solar Panel Inputs - PV\_IN[0:3][A:B], PGND

PGND applies to between the solar panel headers and the backplane

Trace width: 0.3mm (0.6mm on internal layers)

#### 2.3.2.2 Umbilical Input - UMB\_IN, PGND

PGND applies to between the umbilical header and the backplane

Trace width: 0.8mm (1.6mm on internal layers)

#### 2.3.2.3 Battery Input - VIN-[A:B], PGND

PGND applies to between the solar panel headers and the backplane

Trace width: 2.0mm (4.0mm on internal layers)

#### 2.3.2.4 Battery Connections - BP\_VSS-[A:B], BP\_VSS-I[A:B], VBATT-[A:B], PGND

PGND applies to between the low side battery protection MOSFETs and the backplane.





#### 2.3.2.5 SMPS Switching Node - 3.3V\_ISENS-[A:B], 3.3V\_REG\_BUCK\_NODE-[A:B]

Trace width: 3.5mm Vias: No vias

Minimize RF emission

### 2.3.2.6 SMPS Output - 3.3V\_I-[A:B], 3.3V-[A:B]

The traces can taper down once loads branch off and less than three loads remain.

#### 2.3.2.7 SMPS Ground - PGND

PGND applies to between the filtering capacitors and the backplane.

Trace width: 0.8mm (1.6mm on internal layers)

# 2.3.2.8 Rail Output Channels - PR\_3.3V-[0:12], PR\_BATT-[0:6], PR\_BH-[0:1]

Trace width: 0.8mm (1.6mm on internal layers)

# 2.3.2.9 Deployables Output - PR\_DEPLOY

Trace width: 0.8mm (1.6mm on internal layers)

# 2.3.2.10 JTAG-JTAG-[TCK, TDI, TDO, TMS], BUS\_JTAG-[TCK, TDI, TDO, TMS]

Length: Each node shall be length matched  $\pm 1.0mm$ 

Stubs: < 10.0*mm* 

# 2.3.2.11 $I^2C - I2C_[SDA, SCL], BUS_I2C_[SDA, SCL, IRQ]$

Length: Each node shall be length matched  $\pm 1.0mm$ 

Stubs: < 10.0*mm* 





# 3 Testing

All tests shall be performed at room temperature and not under vacuum unless otherwise specified. If any modifications are performed, take note. Include enough information to understand circuit behavior and for others to replicate the results. Include any software written to execute the test and link it in the test notes section. Save all software, waveforms, etc. in a subfolder of the board's test folder for each test<sup>38</sup>.

- Waveforms shall be captured whenever appropriate
- Have the event take fill the screen (for fast events, zoom in; for slow events, zoom out)
- Label each channel accurately
- Only have bandwidth limiting if necessary for the test (this applies to the oscilloscope and probe settings)
- If ringing or overshoot occurs, use a ground spring or differential probe

Results location: <a href="https://github.com/CougsInSpace/CougSat1-Hardware/tree/master/CougSat1-PowerBoard/Testing/EPS.3.0">https://github.com/CougsInSpace/CougSat1-PowerBoard/Testing/EPS.3.0</a>

Common test instructions can be found on the wiki.

Note: In the following sections, applying a 4.1V, 300mA source means to connect a power supply limited to 4.1V and 300mA. The actual voltage and current may be less than this.

# 3.1 Before First Power-On Check

Configuration: Mr. Fitzgerald

This test is required to be executed before batteries are attached and before any external power is applied to the EPS.

#### 3.1.1 Test Instructions

Measure the resistance of various points in reference to *PGND* located at the backplane. Measure the resistance across each current shunt resistor before installing. This is informational only; the resistance of the current shunt resistor is used to calibrate the Current Monitoring.

Measure low value resistors via a constant current source and voltmeter in a four-wire setup to minimize noise. Measure current limit set resistor via a constant current source through the limiter and a voltmeter on the resistor, this compensates the limiter's gain.

### 3.1.2 Test Data

Node	Resistance	Node	Resistance
VIN-A	$4.8k\Omega$	VIN-B	$4.8k\Omega$
VBATT-A	$3.3k\Omega$	<i>VBATT-B</i>	$3.3k\Omega$

<sup>&</sup>lt;sup>38</sup> For test 3.1, place files in the subfolder "3.1" and so on





Node	Resistance	Node	Resistance
VIN	$46k\Omega$	3.3V	280Ω
3.3V-A	140Ω	3.3V-B	$140\Omega$
I2C_SCL	$3.3k\Omega$	I2C_SDA	$3.3k\Omega$
BUS_I2C_SCL	$4.3k\Omega$	BUS_I2C_SDA	$4.3k\Omega$
PV_I2C_SCL	$3.2k\Omega$	PV_I2C_SDA	$3.2k\Omega$
BP_VSS-A	$100k\Omega$	BP_VSS-B	$100k\Omega$
AVDD	280Ω		

Net	Resistor	Value	Net	Resistor	Value
PR_3.3V-0	R81	$2.16k\Omega$	PR_3.3V-1	R79	$2.16k\Omega$
PR_3.3V-2	R76	$2.18k\Omega$	PR_3.3V-3	R73	$2.18k\Omega$
PR_3.3V-4	R71	$2.18k\Omega$	PR_3.3V-5	R70	$2.17k\Omega$
PR_3.3V-6	R67	847Ω	PR_3.3V-7	R65	$2.18k\Omega$
PR_3.3V-8	R63	712Ω	PR_3.3V-9	R60	$2.18k\Omega$
PR_3.3V-10	R59	$2.19k\Omega$	PR_3.3V-11	R58	713Ω
PR_3.3V-12	R57	$2.19k\Omega$	PR_BATT-0	R56	846Ω
PR_BATT-1	R55	$2.20k\Omega$	PR_BATT-2	R54	$2.18k\Omega$
PR_BATT-3	R51	$2.19k\Omega$	PR_BATT-4	R50	$2.19k\Omega$
PR_BATT-5	R45	712Ω	PR_BATT-6	R39	712Ω
PR_BH-0	R38	709Ω	PR_BH-1	R26	723Ω
PR_DEPLOY-0	R74	467Ω	PR_DEPLOY-1	R10	466Ω
3.3V	R24	$2.18k\Omega$	3.3V_PV	R12	

# 3.2 Separation Switching

**Results: Pass** 

Configuration: Mr. Fitzgerald

This test evaluates the circuit described in Separation Switching.


# 3.2.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. Insert the RBF pin, wait at least 2min, remove the RBF pin. Measure PWR\_CTRL\_SW, VBATT-A, VBATT-B, and EJECT\_TIMER\_BUF.





# 3.2.2 Test Data



#### 3.2.3 Test Notes

Channel 1 is EJECT\_TIMER, channel 3 is VBATT-A.

# 3.3 Power Rails

Results: Pass

Configuration: Mr. Fitzgerald

This test evaluates the circuit described in Power Rails.

#### 3.3.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. With the PMIC not running code, upload a blank image or assert its reset pin, and the RBF pin inserted, apply power to each input one at a time as follows:

- 4.1V, 300mA to the solar panel inputs
- 4.1*V*, 1.0*A* to the umbilical input

Ensure that both batteries are receiving the power.

#### 3.3.2 Test Data

Αρριγ 4.1 <i>V</i> , 300 <i>mA</i> to PV_IN-0A							
Battery	Power	Passing Criteria	Pass / Fail				
Α	830 <i>mW</i>	Power > 100 <i>mW</i>	Pass				
В	140 <i>mW</i>	Power > 100 <i>mW</i>	Pass				





Αρριγ 4.1V, 300mA to PV_IN-0B							
Battery	Power	Passing Criteria	Pass / Fail				
Α	830 <i>mW</i>	Power > 100 <i>mW</i>	Pass				
В	140mW	Power > 100 <i>mW</i>	Pass				

	Αρριγ 4.1V, 300mA to PV_IN-1A							
Battery	Power	Passing Criteria	Pass / Fail					
Α	830 <i>mW</i>	Power > 100 <i>mW</i>	Pass					
В	140mW	Power > 100 <i>mW</i>	Pass					

	Αρριγ 4.1V, 300mA to PV_IN-1B							
Battery	Power	Passing Criteria	Pass / Fail					
Α	830 <i>mW</i>	Power > 100 <i>mW</i>	Pass					
В	140mW	Power > 100 <i>mW</i>	Pass					

	Αρριγ 4.1 <i>V</i> , 300 <i>mA</i> to PV_IN-2A							
Battery	Power	Passing Criteria	Pass / Fail					
Α	850mW	Power > 100 <i>mW</i>	Pass					
В	120 <i>mW</i>	Power > 100 <i>mW</i>	Pass					

	Αρριγ 4.1 <i>V</i> , 300 <i>mA</i> to PV_IN-2B				
Battery Power Passing Criteria Pass / F					
Α	850mW	Power > 100 <i>mW</i>	Pass		
В	120mW	Power > 100 <i>mW</i>	Pass		

	Αρριγ 4.1 <i>V</i> , 300 <i>mA</i> to PV_IN-3A				
Battery Power Passing Criteria Pass / F					
Α	850 <i>mW</i>	Power > 100 <i>mW</i>	Pass		
В	120 <i>mW</i>	Power > 100 <i>mW</i>	Pass		

	Αρριγ 4.1V, 300mA to PV_IN-3B				
Battery	Power	Passing Criteria	Pass / Fail		
A	850 <i>mW</i>	Power > 100 <i>mW</i>	Pass		
В	120 <i>mW</i>	Power > 100 <i>mW</i>	Pass		

	Apply 4.1V, 1A to UMB_IN				
Battery Power Passing Criteria Pass / F					
Α	1970mW	Power > 400 <i>mW</i>	Pass		
В	1190 <i>mW</i>	Power > 400 <i>mW</i>	Pass		

# 3.4 Input Switching

Results: Pass

Configuration: Mr. Fitzgerald

This test evaluates the circuit described in Input Switching.





# 3.4.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. Drive each input switch to the following states while applying a 4.1V,300mA source:

- Both Off
- A On
- B On
- Both On

Ensure each channel is properly routing the power.

# 3.4.2 Test Data

	Configure each input channel to <i>Both Off.</i>				
	Apply a 4.11	7,300mA source t	o the input under test		
Channel	Battery A Power	Battery B Power	Passing Criteria	Pass / Fail	
	FOWEI	rowei		i dit	
PV_IN-0A	-120mW	0mW	A < 10mW & B < 10mW	Pass	
PV_IN-0B	-120mW	0mW	A < 10mW & B < 10mW	Pass	
PV_IN-1A	-120mW	0mW	A < 10mW & B < 10mW	Pass	
PV_IN-1B	-120mW	0mW	A < 10mW & B < 10mW	Pass	
PV_IN-2A	-120mW	0mW	A < 10mW & B < 10mW	Pass	
PV_IN-2B	-120mW	0mW	A < 10mW & B < 10mW	Pass	
PV_IN-3A	-120mW	0mW	A < 10mW & B < 10mW	Pass	
PV_IN-3B	-120mW	0mW	A < 10mW & B < 10mW	Pass	

	Configure each input channel to <i>A On.</i> Apply a 4.1 <i>V</i> , 300 <i>mA</i> source to the input under test					
Channel	Battery A Power	Battery B Power	Passing Criteria	Pass / Fail		
PV_IN-0A	160 <i>mW</i>	800mW	A + B > 800mW	Pass		
PV_IN-0B	-120mW	0mW	A < 10mW & B < 10mW	Pass		
PV_IN-1A	160 <i>mW</i>	800mW	A + B > 800mW	Pass		
PV_IN-1B	-120mW	0mW	A < 10mW & B < 10mW	Pass		
PV_IN-2A	160 <i>mW</i>	800mW	A + B > 800mW	Pass		
PV_IN-2B	-120mW	0mW	A < 10mW & B < 10mW	Pass		
PV_IN-3A	160 <i>mW</i>	800mW	A + B > 800mW	Pass		
PV_IN-3B	-120mW	0mW	A < 10mW & B < 10mW	Pass		

	Configure each input channel to <i>B On</i> .				
	Aρρly a 4.11	V,300mA source t	o the input under test		
Channel	Bottery A Bottery B				
PV_IN-0A	-120mW	0mW	A < 10mW & B < 10mW	Pass	
PV_IN-0B	160 <i>mW</i>	800mW	A + B > 800mW	Pass	
PV_IN-1A	-120mW	0mW	A < 10mW & B < 10mW	Pass	
PV_IN-1B	160 <i>mW</i>	800mW	A + B > 800mW	Pass	
PV_IN-2A	-120mW	0mW	A < 10mW & B < 10mW	Pass	
PV_IN-2B	160mW	800mW	A + B > 800mW	Pass	
PV_IN-3A	-120mW	0mW	A < 10mW & B < 10mW	Pass	





Configure each input channel to <i>B On.</i> Apply a 4.1 <i>V</i> , 300 <i>mA</i> source to the input under test						
Channel	Rottery A Rottery B Doss /					
PV_IN-3B	160mW	800mW	A + B > 800mW	Pass		

	Configure each input channel to <i>Both On</i> . Apply a 4.1 <i>V</i> , 300 <i>mA</i> source to the input under test				
Channel	Rottery A Rottery B				
PV_IN-0A	120 <i>mW</i>	850 <i>mW</i>	A + B > 800mW	Pass	
PV_IN-0B	120 <i>mW</i>	850 <i>mW</i>	A + B > 800mW	Pass	
PV_IN-1A	120 <i>mW</i>	850 <i>mW</i>	A + B > 800mW	Pass	
PV_IN-1B	120 <i>mW</i>	850mW	A + B > 800mW	Pass	
PV_IN-2A	120 <i>mW</i>	850mW	A + B > 800mW	Pass	
PV_IN-2B	120 <i>mW</i>	850 <i>mW</i>	A + B > 800mW	Pass	
PV_IN-3A	120 <i>mW</i>	850mW	A + B > 800mW	Pass	
PV_IN-3B	120mW	850mW	A + B > 800mW	Pass	

#### 3.4.3 Test Notes

Negative power indicated discharging, the EPS circuits (PMIC and such) were on and consuming power.

# 3.5 Output Switching

**Results: Pass** 

Configuration: Mr. Fitzgerald

This test evaluates the circuit described in Output Switching.

#### 3.5.1 Test Instructions

Discharge or charge the batteries to 4.1V before executing this test. Drive each output switch to the following states while applying a  $20\Omega$  resistive load:

- Off
- On

Note:  $PR\_BH$ -[0,1] already have a  $10\varOmega$  resistive load and do not need an external load applied.

#### 3.5.2 Test Data

Configure each output channel to <i>Both Off.</i> Apply a $20\Omega$ resistive load to the output under test					
Channel Battery A Battery B Passing Criteria Pass / Fail					
PR_3.3V-PV	120 <i>mW</i>	0mW	A + B < 200mW	Pass	
PR_3.3V-0	120 <i>mW</i>	0mW	A + B < 200mW	Pass	
PR_3.3V-1	120 <i>mW</i>	0mW	A + B < 200mW	Pass	
PR_3.3V-2	120 <i>mW</i>	0mW	A + B < 200mW	Pass	
PR_3.3V-3	120 <i>mW</i>	0mW	A + B < 200mW	Pass	





	Configure each output channel to <i>Both Off.</i>				
	Apply a $20\Omega$ res	istive load to th	ne output under test		
Channel	Battery A	Battery B	Passing Criteria	Pass /	
	Power	Power	3	Fail	
PR_3.3V-4	120 <i>mW</i>	0mW	A + B < 200mW	Pass	
PR_3.3V-5	120mW	0mW	A + B < 200mW	Pass	
PR_3.3V-6	120 <i>mW</i>	0mW	A + B < 200mW	Pass	
PR_3.3V-7	120 <i>mW</i>	0mW	A + B < 200mW	Pass	
PR_3.3V-8	120 <i>mW</i>	0mW	A + B < 200mW	Pass	
PR_3.3V-9	120 <i>mW</i>	0mW	A + B < 200mW	Pass	
PR_3.3V-10	120 <i>mW</i>	0mW	A + B < 200mW	Pass	
PR_3.3V-11	120 <i>mW</i>	0mW	A + B < 200mW	Pass	
PR_3.3V-12	120 <i>mW</i>	0mW	A + B < 200mW	Pass	
PR_BATT-0	120 <i>mW</i>	0mW	A + B < 200mW	Pass	
PR_BATT-1	120 <i>mW</i>	0mW	A + B < 200mW	Pass	
PR_BATT-2	120mW	0mW	A + B < 200mW	Pass	
PR_BATT-3	120 <i>mW</i>	0mW	A + B < 200mW	Pass	
PR_BATT-4	120 <i>mW</i>	0mW	A + B < 200mW	Pass	
PR_BATT-5	120 <i>mW</i>	0mW	A + B < 200mW	Pass	
PR_BATT-6	120 <i>mW</i>	0mW	A + B < 200mW	Pass	
PR_DEPOLY-0	120 <i>mW</i>	0mW	A + B < 200mW	Pass	
PR_DEPOLY-1	120 <i>mW</i>	0mW	A + B < 200mW	Pass	
PR_BH-0	120 <i>mW</i>	0mW	A + B < 200mW	Pass	
PR_BH-1	120 <i>mW</i>	0mW	A + B < 200mW	Pass	

		Configure each output channel to ${\it On}$ . Apply a $20\Omega$ resistive load to the output under test				
Channel	Battery A Power	Battery B Power	Passing Criteria	Pass / Fail		
PR_3.3V-PV	120 <i>mW</i>	560 <i>mW</i>	A + B > 500mW	Pass		
PR_3.3V-0	120mW	560mW	A + B > 500mW	Pass		
PR_3.3V-1	120mW	560mW	A + B > 500mW	Pass		
PR_3.3V-2	120mW	560 <i>mW</i>	A + B > 500mW	Pass		
PR_3.3V-3	120mW	560mW	A + B > 500mW	Pass		
PR_3.3V-4	120mW	560mW	A + B > 500mW	Pass		
PR_3.3V-5	120mW	560mW	A + B > 500mW	Pass		
PR_3.3V-6	120 <i>mW</i>	560 <i>mW</i>	A + B > 500mW	Pass		
PR_3.3V-7	120mW	560mW	A + B > 500mW	Pass		
PR_3.3V-8	120 <i>mW</i>	560 <i>mW</i>	A + B > 500mW	Pass		
PR_3.3V-9	120mW	560mW	A + B > 500mW	Pass		
PR_3.3V-10	120 <i>mW</i>	560 <i>mW</i>	A + B > 500mW	Pass		
PR_3.3V-11	120 <i>mW</i>	560 <i>mW</i>	A + B > 500mW	Pass		
PR_3.3V-12	120mW	560mW	A + B > 500mW	Pass		
PR_BATT-0	120mW	560mW	A + B > 500mW	Pass		
PR_BATT-1	120mW	560mW	A + B > 500mW	Pass		
PR_BATT-2	120mW	560mW	A + B > 500mW	Pass		
PR_BATT-3	120mW	560mW	A + B > 500mW	Pass		
PR_BATT-4	120mW	560mW	A + B > 500mW	Pass		





Configure each output channel to ${\it On}$ . Apply a $20\Omega$ resistive load to the output under test						
Channel Battery A Battery B Passing Criteria Power						
PR_BATT-5	120 <i>mW</i>	560 <i>mW</i>	A + B > 500mW	Pass		
PR_BATT-6	120 <i>mW</i>	560 <i>mW</i>	A + B > 500mW	Pass		
PR_DEPOLY-0	120 <i>mW</i>	560 <i>mW</i>	A + B > 500mW	Pass		
PR_DEPOLY-1	120 <i>mW</i>	560 <i>mW</i>	A + B > 500mW	Pass		
PR_BH-0	750 <i>mW</i>	750 <i>mW</i>	A + B > 750mW	Pass		
PR_BH-1	750mW	750mW	A + B > 750mW	Pass		

#### 3.5.3 Test Notes

Positive power indicated discharging, the EPS circuits (PMIC and such) were on and consuming power which is the 120mW quiessceint load.

# 3.6 Battery Charging

**Results: Pass** 

Configuration: Mr. Fitzgerald

This test evaluates the circuit described in Battery & Battery Protection.

# 3.6.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. With the PMIC not running code, upload a blank image or assert its reset pin, and the RBF pin inserted, apply a 4.1V, 1.0A source to the umbilical input. Measure the change in voltage after 30 minutes and validate the battery is charging.

Note: Measure the voltage without the external source applied

#### 3.6.2 Test Data

Apply a 4.1V, 1.0A source to the umbilical input Measure the change in voltage after 30 minutes						
Battery Initial Voltage Final Voltage						
Α	3.648V	3.735 <i>V</i>	87 <i>mV</i>	$\Delta V > 20mV$	Pass	
В	3.724 <i>V</i>	3.797 <i>V</i>	73 <i>mV</i>	$\Delta V > 20mV$	Pass	

# 3.7 Battery Protection

**Results: Pass** 

Configuration: Mr. Fitzgerald

This test evaluates the circuit described in Battery & Battery Protection.

# 3.7.1 Discharge Overcurrent

# 3.7.1.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. For each battery, apply an increasing load to VBATT until DOUT transitions low.





Remove the load and attach the charger. Measure *COUT*, and *DOUT*. Ensure the output switches are configured to the correct battery.


Note: Connect all the power outputs together to share the overcurrent.

3.7.1.2 Test Data



	Remove the load and attach the battery charger							
Battery	Capture <i>COUT</i> , <i>DOUT</i>	Passing Criteria	Pass / Fail					
А	RIGOL WAIT # 1000 3000342 D 0.00000000000 T1: @ 250V HOROOITAL  Petrod  III  Fetq  Source  CH1  Slope  Normal  Setting	Operation Restored	Pass					





#### 3.7.1.3 Test Notes

Yellow is COUT, purple is DOUT. Since COUT is referenced to PGND and the IC disconnected PGND and battery ground, COUT appears to fall but its ground is rising (note it does not fall a large voltage). This also explains the oscillations.

#### 3.7.2 Load Short Circuit

#### 3.7.2.1 Test Instructions


Discharge or charge the batteries to 3.7V before executing this test. For each battery, apply a short between *VBATT* and *PGND*. Remove this short. Measure *COUT*, and *DOUT*. Ensure the output switches are configured to the correct battery.

3.7.2.2 Test Data











#### 3.7.2.3 Test Notes

Yellow is COUT, purple is DOUT. Since COUT is referenced to PGND and the IC disconnected PGND and battery ground, COUT appears to fall but its ground is rising (note it does not fall a large voltage). This also explains the oscillations.

# 3.7.3 Charge Overcurrent

#### 3.7.3.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. For each battery, apply a 4.1V source to the power inputs with increasing current until COUT transitions low. Decrease the current until COUT transitions high.





Measure the *COUT*, and *DOUT*. Ensure the output switches are configured to the correct battery.

Note: Connect all the power inputs together to share the overcurrent.


# 3.7.3.2 Test Data

Apply a 4.11 source to the power inputs with an increasing current until COUT transitions low							
Battery	Capture <i>COUT, DOUT</i>	Trigger Current	Passing Criteria	Pass / Fail			
А	RIGOL WAIT H 1000s Section of the control of the co	4.7 <i>A</i>	3 <i>A</i> < <i>I</i> < 5 <i>A</i>	Pass			
В	RIGOL   WAIT   1000   5000-616	4.9 <i>A</i>	3 <i>A</i> < <i>I</i> < 5 <i>A</i>	Pass			

Remove the battery charger						
Battery	Capture <i>COUT</i> , <i>DOUT</i>	Passing Criteria	Pass / Fail			
А	RIGOL H 100us Sounce Sounce Sounce Sounce Sounce Sounce Sounce Sounce CH1 Freq Fation Final Time  Width  Wi	Operation Restored	Pass			







#### 3.7.3.3 Test Notes

Yellow is COUT, purple is DOUT


# 3.7.4 Charge Overvoltage

#### 3.7.4.1 Test Instructions

Discharge or charge the batteries to 4.1V before executing this test. For each battery, apply a 4.1V, 100mA source to the umbilical with increasing voltage until COUT transitions low. Remove the source and apply a  $20\Omega$  resistive load until COUT transitions high. Measure the battery voltage, COUT, and DOUT. Ensure the output switches are configured to the correct battery.


Note: The overvoltage protection delay is typically 1.25s


3.7.4.2 Test Data











# 3.7.4.3 Test Notes

Yellow is COUT, purple is DOUT

# 3.7.5 Discharge Undervoltage

#### 3.7.5.1 Test Instructions

Discharge or charge the batteries to 3.0V before executing this test. For each battery, apply a 20 $\Omega$  resistive load to VBATT until DOUT transitions low. Remove the load and apply a 4.1V, 100mA source to the umbilical input until DOUT






transitions high. Measure the battery voltage, *COUT*, and *DOUT*. Ensure the output switches are configured to the correct battery.


Note: The undervoltage protection delay is typically 144ms

3.7.5.2 Test Data

Apply a $20\varOmega$ resistive load to $VBATT$ until D $OUT$ transitions low							
Battery	Capture <i>COUT</i> , <i>DOUT</i>	Trigger Voltage	Passing Criteria	Pass / Fail			
А	Hercontal Period Period Freq  The source Source CH3 Freq The Time The source CH4 Freq The source CH3 Freq The source CH4 The s	2.79 <i>V</i>	2.75 <i>V</i> < <i>V</i> < 2.85 <i>V</i>	Pass			
В	RIGOL WAIT IN 100us \$000K3ets  D 0.000000000ps  T 11 60 920m/  Type  Edge Source CH3 Frag Sweep Normal Setting	2.79V	2.75 <i>V</i> < <i>V</i> < 2.85 <i>V</i>	Pass			







3.7.5.3 Test Notes

Yellow is COUT, purple is DOUT

# 3.8 3.3 V Regulator

Results: Fail

Configuration: Mr. Fitzgerald

This test evaluates the circuit described in 3.3V Regulation. More information on measuring noise/ripple as well as using an oscilloscope can be found on the Power Team page of the Wiki under Tutorials and Resources

#### 3.8.1 Voltage

#### 3.8.1.1 Test Instructions

Discharge or charge the batteries to 4.1V before executing this test. With the RBF pin removed, measure the voltage of each 3.3V regulator under no load and under a 1.5A resistive load. Ensure the output switches are configured to the correct regulator.

Note: Measure the DC component with PLC<sup>39</sup> > 100

# 3.8.1.2 Test Data

Measure the voltage of each 3.3V regulator under no load and under a 1.5 <i>A</i> resistive load							
Regulator No Load Voltage 1.5 <i>A</i> Load Voltage Passing Criteria							
Α	3.286V	3.262V	3.135V < V < 3.465V	Pass			
В	3.283 <i>V</i>	3.215V	3.135V < V < 3.465V	Pass			

<sup>&</sup>lt;sup>39</sup> Power Line Cycles: DMM setting to average during 100 cycles of the 60Hz wall outlet






# 3.8.2 Ripple and Noise

#### 3.8.2.1 Test Instructions

Discharge or charge the batteries to 4.1V before executing this test. With the RBF pin removed, measure the ripple of each 3.3V regulator whilst under a 1.5A resistive load.

Note: Measure the RMS value of the AC component with 3Hz < f

#### 3.8.2.2 Test Data



#### 3.8.2.3 Test Notes

The controller on B gets damaged after  $\approx 5min$  of high usage (transients?). The layout needs to be updated and regulator A needs to be tested for latent failures of the same type.





# 3.8.3 Efficiency

# 3.8.3.1 Test Instructions

Measure the efficiency of 3.3V regulator A whilst under a  $10mA\ to\ 2.5A$  resistive loads and with  $3.0V\ to\ 4.1V$  input voltage.

Note:  $Efficiency = \frac{P_{out}}{P_{in}}$ , measure the power across the input and output current shunt resistors.

# 3.8.3.2 Test Data

Measure the efficiency of 3.3V regulator A whilst under a $10mA$ resistive load and								
	3.0V to 4.1V input voltage.							
Input Voltage	Power In	Power Out	Efficiency	Passing Criteria	Pass / Fail			
3.0V				Efficiency > 50%				
3.3V				Efficiency > 50%				
3.7V				Efficiency > 50%				
4.1V				Efficiency > 50%				

Measure the et	Measure the efficiency of 3.3V regulator A whilst under a 100mA resistive load and						
		3.0V to 4.1V	input voltag	e.			
Input Voltage	Power In	Power Out	Efficiency	Passing Criteria	Pass / Fail		
3.0V				Efficiency > 70%			
3.3V				Efficiency > 70%			
3.7V				Efficiency > 70%			
4.1V				Efficiency > 70%			

Measure the efficiency of 3.3V regulator A whilst under a 300mA resistive load and							
		3.0V to 4.1V	input voltag	e.			
Input Voltage	Input Voltage   Power In   Power Out   Efficiency   Passing Criteria   Pass / Fail						
3.0V				Efficiency > 90%			
3.3V				Efficiency > 90%			
3.7V				Efficiency > 90%			
4.1V				Efficiency > 90%			

Measure the efficiency of 3.3V regulator A whilst under a 600mA resistive load and						
		3.0 <i>V</i> to 4.1 <i>V</i>	input voltag	e.		
Input Voltage	Power In	Power Out	Efficiency	Passing Criteria	Pass / Fail	
3.0V				Efficiency > 85%		
3.3V				Efficiency > 85%		
3.7V				Efficiency > 85%		
4.1V				Efficiency > 85%		

Measure the efficiency of 3.3V regulator A whilst under a 1.0A resistive load and						
3.0V to 4.1V input voltage.						
Input Voltage	Power In	Power Out	Efficiency	Passing Criteria	Pass / Fail	
3.0V				Efficiency > 80%		
3.3V				Efficiency > 80%		
3.7V				Efficiency > 80%		





Measure the efficiency of 3.3V regulator A whilst under a 1.0A resistive load and						
	3.0V to 4.1V input voltage.					
Input Voltage	Input Voltage   Power In   Power Out   Efficiency   Passing Criteria   Pass / Fail					
4.1V <i>Efficiency</i> > 80%						

Measure the efficiency of 3.3V regulator A whilst under a 1.5A resistive load and					
	·	3.0V to 4.1V	input voltag	e.	
Input Voltage	Input Voltage   Power In   Power Out   Efficiency   Passing Criteria   Pass / Fa				
3.0V	3.0V <i>Efficiency</i> > 75%				
3.3V	3.3V <i>Efficiency</i> > 75%				
3.7V <i>Efficiency</i> > 75%					
4.1V				Efficiency > 75%	

Measure the	Measure the efficiency of 3.3V regulator A whilst under a 2.5A resistive load and					
		3.0V to 4.1V	input voltag	e.		
Input Voltage   Power In   Power Out   Efficiency   Passing Criteria   Pass / Fail						
3.0V	3.0V <i>Efficiency</i> > 70%					
3.3V	3.3V <i>Efficiency</i> > 70%					
3.7V <i>Efficiency</i> > 70%						
4.1V				Efficiency > 70%		

#### 3.8.3.3 Efficiency Plot

Create a plot of current versus efficiency with each input voltage.

#### 3.8.3.4 Test Notes

The electronic load to do efficiency testing easily is not available. The efficiency of EPS 2.1 (same circuit) passed. The efficiency will be tested on EPS 3.1.

### 3.8.4 Current Limit

#### 3.8.4.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. For each regulator, apply an increasing load to 3.3V until the current no longer increases. Measure voltage and current of the rail. Ensure the output switches are configured to the correct battery.

Note: Connect all the power outputs together to share the overcurrent. The load will likely be increased by adding more resistors in parallel or decrease the load resistance. Be sure to not exceed 1*A* per channel.

#### 3.8.4.2 Test Data

Apply o	Apply an increasing load to 3.31 outputs until the current no longer increases					
3.3V	May Current	Passing	Pass /			
3.3 V	Max Current	Criteria	Fail			
Α		4.5A < I < 6A				
В	B 4.5 <i>A</i> < <i>I</i> < 6 <i>A</i>					





#### 3.8.4.3 Test Notes

The electronic load to do load testing easily is not available. The current limit of EPS 2.1 (same circuit) passed. The current limit will be tested on EPS 3.1. Furthermore regulator B is breaking on EPS 3.0 which affects the current limit.

# 3.9 Load Response - Battery

**Results: Pass** 

Configuration: Mr. Fitzgerald

This test evaluates the circuit described in Output Switching and Battery & Battery Protection.

#### 3.9.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. Apply the following loads to both VBATT rails.

- No load to 1A resistive load
- 1A resistive load to no load
- No load to 10µF MLCC<sup>40</sup>
- 1A resistive load adding 10μF MLCC

Capture the battery current and the voltage on  $PR\_BATT$ -6 with a  $10\mu F$  MLCC to simulate a subsystem. Validate the EPS does not misoperate in any way. Ensure the output switches are configured to the correct battery.


#### 3.9.2 Test Data


	To each <i>VBATT</i> rail, apply no load to 1 <i>A</i> resistive load						
VBATT	Capture current of the battery and the voltage of <i>PR_BATT-6</i>	Passing Criteria	Pass / Fail				
А	RIGOL WAIT # 10 to 20 20 Mode   D 0.00000000000   T # 10 300 m/V  Vertical   Coupling   Coupling   D   D   D   D   D    Preshoot   D   D   D   D   D   D    For Area   D   D   D   D   D   D    For Area   D   D   D   D   D   D    For Area   D    Fo	No misoperation	Pass				

<sup>&</sup>lt;sup>40</sup> Multilayer Ceramic Capacitor, CIS PN 13-106A














	To each <i>VBATT</i> rail, apply 1A resistive load and add 10µF MLCC						
VBATT	Capture current of the battery and the voltage of <i>PR_BATT-6</i>	Passing Criteria	Pass / Fail				
А	RIGOL WAIT # 10 out 250 Min stells    Vertical Personal P	No misoperation	Pass				
В	Votical  Votical  First Area  Performs  Performs  Variance  Performs  Perfor	No misoperation	Pass				





#### 3.9.3 Test Notes

Yellow is  $PR\_BATT$ -6, purple is VBATT-A current, blue is VBATT-B current. 1A = 600mV.

# 3.10 Load Response - 3.3 V Regulator

**Results: Pass** 

Configuration: Mr. Fitzgerald

This test evaluates the circuit described in Output Switching and 3.3V Regulation.


#### 3.10.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. Apply the following loads to both 3.3V rails:

- No load to 1A resistive load
- 1A resistive load to no load
- No load to 10μF MLCC
- 1A resistive load adding 10μF MLCC
- No load to short circuit
- Short circuit to no load
- 1A resistive load to short circuit
- Short circuit to 1A resistive load
- Short circuit continuous


Capture the battery current and the voltage on  $PR\_3.3V-11$  with a  $10\mu F$  MLCC to simulate a subsystem. Validate the EPS does not misoperate in any way. Ensure the output switches are configured to the correct battery.


#### 3.10.2 Test Data
















	To each 3.3V rail, apply no load to 10μF MLCC					
3.3V	Capture current of the regulator and the voltage of <i>PR_3.3V-11</i>	Passing Criteria	Pass / Fail			
А	Probot  Variance    Frequence   Problem   Proposition   P	No misoperation	Pass			
В	Prest   2 60   1 00   250	No misoperation	Pass			

	To each 3.3V rail, apply 1A resistive load and ac	Jd 10µF MLCC	
3.3V	Capture current of the regulator and the voltage of <i>PR_3.3V-11</i>	Passing Criteria	Pass / Fail
А	RIGOL STOP # 10 000 200000000ps	No misoperation	Pass
В	RIGOL   WAIT   10 not 220 Moster   10 not 22	No misoperation	Pass





	To each <i>3.3V</i> rail, apply no load to short circuit				
3.3V	Capture current of the regulator and the voltage of <i>PR_3.3V-11</i>	Passing Criteria	Pass / Fail		
A	Vertical  Vertical  First Area  For Area  Variance  Variance	No misoperation	Pass		
В	RIGOL  H 10 ous 300 de   D 31 000000000  T # 8 700mV  Verical  Preshoot  Ava  Ava  Source  CH4  Slope  Normal  Pertymns  Variance  Variance  1 2 10 mV	No misoperation	Pass		








	To each 3.31/rail, apply short circuit continuous load				
3.3V	Capture current of the regulator and the voltage of <i>PR_3.3V-11</i>	Passing Criteria	Pass / Fail		
А	Free   250   Fr	No misoperation	Pass		
В	RIGOL	No misoperation	Pass		

	To each 3.3V rail, apply 1A resistive load to short circuit						
3.3V	Capture current of the regulator and the voltage of <i>PR_3.3V-11</i>	Passing Criteria	Pass / Fail				
А	Feet Age   Feet Age	No misoperation	Pass				
В	RIGOL WART IN 10 aus 250 Kase  Vertical  Vertical  Presshoot  Avas  Fertives  Variance  Variance  Pertives  Variance	No misoperation	Pass				







#### 3.10.3 Test Notes

Yellow is  $PR\_3.3-11$ , purple is 3.3V-A current, blue is 3.3V-B current. 1A=600mV.

# 3.11 I<sup>2</sup>C Bus

Results: Fail Configuration:

This test evaluates the circuit described in I<sup>2</sup>C Bus.

# 3.11.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. At the test points of each I<sup>2</sup>C bus, validate signal integrity. The PMIC should generate random I<sup>2</sup>C traffic on each bus. A slave device might need to be added to execute this test.





# 3.11.2 Test Data

At the test points of the <i>I2C</i> bus, validate the following timing parameters					
Bus	Capture the <i>SDA</i> and <i>SCL</i> lines	Passing Criteria	Pass / Fail		
I2C	RIGOL WAT H 20.003 0004Sa/s	Signal Integrity	Pass		
PV_I2C		Signal Integrity			
BUS_I2C0		Signal Integrity			
BUS_I2C		Signal Integrity			

#### 3.11.3 Test Notes

Other devices on the other busses is not available currently. It will be tested once they become available

# 3.12 Current Monitoring

Results: Fail

Configuration: Mr. Fitzgerald

This test evaluates the circuit described in Current Monitoring.

# 3.12.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. Apply a 10mA to 1.0A resistive load to PR\_DEPLOY-0 and 3.3V-A. Compare the current measured by the EPS and a DMM.

Note: 
$$Error = \frac{|I_{EPS} - I_{DMM}|}{I_{DMM}}$$

#### 3.12.2 Test Data

Αρρ	Apply a $10mA$ to $1.0A$ resistive load to $PR\_DEPLOY$ -0. Compare the current measured by the EPS and a DMM						
Load	Dossino						
10mA				<i>Error</i> < 1.0%			
25 <i>mA</i>				<i>Error</i> < 1.0%			
50 <i>mA</i>				<i>Error</i> < 1.0%			
100mA   Error < 1.0%							
250 <i>mA</i>				<i>Error</i> < 1.0%			
500 <i>mA</i>				<i>Error</i> < 1.0%			
1.0 <i>A</i>				<i>Error</i> < 1.0%			






Αρ	Apply a 10 <i>mA to</i> 1.0 <i>A</i> resistive load to <i>VIN_OUT-B</i> . Compare the current measured by the EPS and a DMM						
Load					Pass / Fail		
10 <i>mA</i>	11.1 <i>mA</i>	11.1 <i>mA</i>	0.0mA = 0.0%	<i>Error</i> < 1.0%	Pass		
25 <i>mA</i>	24.7 <i>mA</i>	24.5 <i>mA</i>	0.1mA = 0.4%	<i>Error</i> < 1.0%	Pass		
50 <i>mA</i>	53.8 <i>mA</i>	53.9 <i>mA</i>	0.1mA = 0.2%	<i>Error</i> < 1.0%	Pass		
100mA	122.5 <i>mA</i>	122.4 <i>mA</i>	0.1mA = 0.1%	<i>Error</i> < 1.0%	Pass		
250mA	241.0 <i>mA</i>	240.4 <i>mA</i>	0.6mA = 0.2%	<i>Error</i> < 1.0%	Pass		
500mA	669.5 <i>mA</i>	667.6mA	1.9mA = 0.3%	<i>Error</i> < 1.0%	Pass		
1.0 <i>A</i>	943.8 <i>mA</i>	941.8 <i>mA</i>	2.0mA = 0.2%	<i>Error</i> < 1.0%	Pass		

#### 3.12.3 Test Notes

The current mirrors in 60-0014 output high impedance and the ADC's input impedance affects its ability to limit current. Every sample brings the node down to zero. This negates the current limiting feature. See the plot below (purple trace) which shows a jump in voltage due to a decrease in impedance.



# 3.13 Voltage Monitoring

**Results: Pass** 

Configuration: Mr. Fitzgerald

This test evaluates the circuit described in Voltage Monitoring.





### 3.13.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. Compare the voltage measured by the EPS and a DMM on the following signals:

- UMB\_IN
- VBATT-A
- 3.3V-A

Note:  $Error = \frac{|V_{EPS} - V_{DMM}|}{V_{DMM}}$ 

#### 3.13.2 Test Data

Compare the voltage measured by the EPS and a DMM						
Signal EPS Voltage DMM Voltage Error Passing Pass / Criteria Fail						
UMB_IN	3.687 <i>V</i>	3.688V	1mV = 0.0%	<i>Error</i> < 1.0%	Pass	
VBATT-A	3.667 <i>V</i>	3.669V	2mV = 0.1%	<i>Error</i> < 1.0%	Pass	
3.3V-A	3.281 <i>V</i>	3.284 <i>V</i>	3mV = 0.1%	<i>Error</i> < 1.0%	Pass	

# 3.14 Temperature Monitoring

**Results: Pass** 

Configuration: Mr. Fitzgerald

This test evaluates the circuit described in Temperature Monitoring.

#### 3.14.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. Compare the temperature measured by the EPS and a thermometer on the following temperature sensors:

- Battery A
- PMIC
- +X+Y

Note:  $Error = |T_{EPS} - T_{THERMOMETER}|$ 

# 3.14.2 Test Data

Compare the temperature measured by the EPS and a thermometer							
Sensor	EPS	Thermometer	Error	Passing	Pass /		
3611301	Temperature	Temperature	LITOI	Criteria	Fail		
Battery A	296.7 <i>K</i>	296.4 <i>K</i>	0.3 <i>K</i>	$Error < 2^{\circ}C$	Pass		
PMIC	297.8 <i>K</i>	297.1 <i>K</i>	0.7 <i>K</i>	Error < 2°C	Pass		
Regulator A	297.4 <i>K</i>	296.5 <i>K</i>	0.9 <i>K</i>	Error < 2°C	Pass		

# 3.15 Analog Voltage Reference

**Results: Pass** 

Configuration: Mr. Fitzgerald

This test evaluates the circuit described in Analog Voltage Reference and Supply.





# 3.15.1 Voltage

#### 3.15.1.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. With the RBF pin removed, measure the voltage of *VREF*.

Note: Measure the DC component with  $PLC^{41} > 100$ 

3.15.1.2 Test Data

Measure the voltage of each voltage reference						
Signal	Test Point	Voltage	Passing Criteria	Pass / Fail		
ADC_REF-0	TP41	2.4996V	2.49V < V < 2.51V	Pass		
ADC_REF-1	<i>TP14</i>	2.5025 <i>V</i>	2.49V < V < 2.51V	Pass		
ADC_REF-2	TP30	2.4995 <i>V</i>	2.49V < V < 2.51V	Pass		
ADC_REF-3	TP5	2.4970 <i>V</i>	2.49V < V < 2.51V	Pass		
ADC_REF-4	TP9	2.4972 <i>V</i>	2.49V < V < 2.51V	Pass		
ADC_REF-5	TP24	2.4915 <i>V</i>	2.49V < V < 2.51V	Pass		
ADC_REF-6	TP10	2.4974 <i>V</i>	2.49V < V < 2.51V	Pass		
ADC_REF-7	TP39	2.4955 <i>V</i>	2.49V < V < 2.51V	Pass		
AVREF-0	TP13	2.4951 <i>V</i>	2.48V < V < 2.52V	Pass		
AVREF-1	<i>TP38</i>	2.4974 <i>V</i>	2.48V < V < 2.52V	Pass		

# 3.15.2 Ripple and Noise

#### 3.15.2.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. With the RBF pin removed, measure the ripple of VREF.

Note: Measure the RMS value of the AC component with 3Hz < f

3.15.2.2 Test Data

Measure the RMS voltage ripple and noise of each voltage reference						
Signal	Test Point	Voltage	Passing Criteria	Pass / Fail		
ADC_REF-0	TP41	< 100 nV	$\left V_{ripple}\right  < 250 \mu V$	Pass		
ADC_REF-1	<i>TP14</i>	< 100nV	$\left V_{ripple}\right  < 250 \mu V$	Pass		
ADC_REF-2	TP30	< 100nV	$\left V_{ripple}\right  < 250 \mu V$	Pass		
ADC_REF-3	TP5	< 100nV	$\left V_{ripple}\right  < 250 \mu V$	Pass		
ADC_REF-4	TP9	< 100nV	$\left V_{ripple}\right  < 250 \mu V$	Pass		
ADC_REF-5	TP24	< 100nV	$ V_{ripple}  < 250 \mu V$	Pass		
ADC_REF-6	TP10	< 100nV	$\left V_{ripple}\right  < 250 \mu V$	Pass		
ADC_REF-7	TP39	< 100nV	$\left V_{ripple}\right  < 250 \mu V$	Pass		
AVREF-0	TP13	< 100nV	$\left V_{ripple}\right  < 2.5mV$	Pass		
AVREF-1	TP38	< 100nV	$ V_{ripple}  < 2.5mV$	Pass		

<sup>&</sup>lt;sup>41</sup> Power Line Cycles: DMM setting to average during 100 cycles of the 60Hz wall outlet





#### 3.15.2.3 Test Notes

6 ½ Digit DMM displayed 0.0000mV which is < 100nV.

# 3.16 PMIC Programming

Results: Fail Configuration:

This test evaluates the circuit described in Programming Connections.

#### 3.16.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. Connect a SWD programmer to the SWD header and upload an image, validate the PMIC is properly programmed. Connect a JTAG programmer to the backplane and upload an image, validate the PMIC is properly programmed.

Note: Follow the programming instructions on the wiki.

#### 3.16.2 Test Data

Program the PMIC via SWD and JTAG, validate the PMIC is properly programmed					
Programmer Passing Criteria Pass / Fa					
SWD	PMIC properly programmed	Pass			
JTAG	PMIC properly programmed				

#### 3.16.3 Test Notes

JTAG programmer is not available right now. JTAG programming will be tested once we have one.



