This document explains the function of the Solar Panel, its schematic level design, and its board level design

Solar Panel

Solar Panel Design

Revision: 2.1.2

Hendrik Melse




Table of Contents

1	Intro	duction
_	1.1	Functions
	1.2	Requirements
2		iled Description
_	2.1	Functional Block Diagram
	2.1.1	-
	2.1.2	
	2.1.3	
	2.1.4	
	2.1.5	
	2.1.2	Schematic
	2.2.1	
	2.2.2	
	2.2.3	
	2.2.4	
	2.2.5	
	2.2.6	
	2.2.7	
	2.3	Board
	2.3.1	•
3		ing
	3.1	Before First Power-On Check
	3.1.1	
	3.1.2	2 Test Data
	3.1.3	
	3.2	Battery Chargers
	3.2.1	Output Voltage9
	3.2.2	2 Output Efficiency
	3.2.3	Output Current Limiting10
	3.3	ADC 10





3.3.1	Current Monitoring	. 10
3.3.2	Voltage Monitoring	.11
3 3 3	Temperature Monitoring	11





1 Introduction

This document explains how the solar panel will fulfill the following Functions and conform to the following Requirements. This document refers to the Solar Panel version 2.0.

1.1 Functions

The Solar Panel is responsible for the following:

- Harvest energy
- Providing power to charge the batteries located on the EPS

1.2 Requirements

The system requirements and EPS design requirements can be found <u>here</u>.





2 Detailed Description

This section references the Solar Panel <u>schematic</u>¹. Page numbers will be listed and may have coordinates listed (number and letter combination found around the frame).

2.1 Functional Block Diagram

The block diagram can be found on the first page of the schematic.

2.1.1 Energy Collection

Energy is captured from the sun by the photovoltaic (PV) cells. There are two cells on each panel. Each PV cell is connected to its own battery charger with MPPT².

2.1.2 Power Output

Power is output via two 4.1V, 500mA current limited rails from the battery chargers, one from each battery charger.

2.1.3 Analog-to-Digital Converter

The ADC allows the power management IC (PMIC) to monitor temperature and power at various locations on the board. Sensor locations are indicated on the block diagram.

2.1.4 Magnetorquer

The magnetorquer is controlled by the Attitude and Determination Control Subsystem (ADCS).

2.1.5 Connector

The connector connects the solar panel to the EPS and the ADCS to the magnetorquer.

2.2 Schematic

2.2.1 Isolated Grounds

The four isolated grounds are found on page 2 of the schematic. Power ground (PGND) is connected to pins 6 and 7 of the connector. All other grounds are shorted to PGND with a 0Ω resistor rated for up to 2A. Digital ground (DGND) is connected to the digital components of the board. Analog ground (AGND) is connected to the analog components, including the ADC, its voltage reference, and the thermistors. Chassis ground (CHASSIS) is connected to the conductive mechanical components of the board, including the bolt holes.

² Maximum Power Point Tracking adjusts the output voltage and current to maximize the power harvested from the solar cells





¹ https://github.com/CougsInSpace/CougSat1-Hardware/blob/master/CougSat1-PowerBoard/Documentation/SolarPanel.pdf

2.2.2 Battery Charger

Page 2 of the schematic contains the battery chargers³. Each battery charger has a single 4.1V output, current limited to 500mA, contains MPPT technology as well as a boost converter. The batteries are capable of charging at up to 4.2V, but by charging at 4.1V the battery health can be preserved. The active low shutdown pin (X_SHUT) is pulled up to the PV output by $10k\Omega$ and $1k\Omega$ resistors in series. Output voltage and current are monitored by the ADC.

2.2.3 Analog-to-Digital Converter

Page 4 of the schematic contains the ADCs⁴. The ADCs have 16 singleended inputs, or 8 differential inputs, or a combination of the two. The solar panel contains two ADCs. The ADCs' address can be configured by selectively stuffing⁵ the resistors connected to the address pins. Each pin can be set to either high, low, or left floating. Specific addresses can be found in the EPS design document. One ADC connects to the output connector to the EPS. This ADC measures differential for each PV input, and each 4.11 output. Measured as single ended is the temperature at five different locations, the 4.1V outputs from each battery charger, and the reference voltage (AVREF). The other ADC connects to the ADCS output connector and measures the Photodiode as a single ended input.

There is a voltage divider between the ADC's MUXOUT and ADCIN pins that cuts the voltage by 80%. Most inputs (not the temperature sensing inputs) also has a 5k series resistor to ensure that when the ADC is switched off, the ESD diodes will not short all the inputs to ground. The voltage divider and the input series resistors bring the ADC input voltage to 16.7% of the true value, so that the ADC inputs will be within the range that it can measure.

2.2.4 Photodiode

The photodiode⁶ can be found on page 4 of the schematic. There is one per solar panel, and it is placed in the center facing outward. This particular photodiode has a spectral sensitivity of 6.3nA/lx and the expected illuminance is on the order of < 1Mlx. This makes the expected voltage drop across the load resistor about 0.9V.

2.2.5 Thermistors

Each solar panel contains 5 thermistors⁷. Two monitor the temperature of the battery chargers, while three monitor the temperature of the satellite in various locations on the solar panel. The thermistors use the $30k\Omega$ voltage divider on the ADC as their pull down to function properly.

⁷ NTCS0603E3





³ SPV1040

⁵ Stuffing refers to populating a component during assembly

⁶ SFH 2430

2.2.6 Magnetorquer

The magnetorquer can be found on page 3 of the schematic. The magnetorquer is directly connected to pins 8 and 9 on the connector. These will go directly to the ADCS. The magnetorquer shall only be installed on the +Z, -Y, and -X boards, as only three axes are necessary to control the orientation of the satellite.

2.2.7 Voltage Reference

The high-precision voltage reference⁸ can be found on page 2 of the schematic. This chip produces a high precision reference voltage *(AVREF)*, nominally 1.800V. AVREF is used as the absolute voltage reference for calibrating the ADC.

2.3 Board

The board shall be double layered with 1oz copper and ENIG finish.

2.3.1 Layout Constraints

Unless specified in the following subsections, all signals shall use the default parameters specified below. Signals in the following subsections do not include their sense signals unless specified. Trace width can be broken if a trace needs to bottleneck down to a pin, the bottleneck shall be minimized.

Trace width: 0.2mm

Vias: $\emptyset 0.3mm$, unlimited count

Separation: 0.2mm Length: unlimited

Devices with specific placement and Routing considerations are called out in the schematic, see "CAD Note"

Length: Each node shall be length matched $\pm 1.0mm$

Stubs: < 10.0mm

2.3.1.2 Solar Panel Outputs - PV_IIN_P-[A:B], PV_IIN_P-[A:B], PGND

PGND applies between the solar panel and the output connector

Trace width: 0.6mm

2.3.1.3 MPPT Inputs - MPPT_LX-[A:B], PGND

PGND applies between the battery charger and the output connector. This includes the input capacitors.

Trace Width: 0.6mm



WASHINGTON STATE UNIVERSITY



2.3.1.4 Power Outputs - MPPT_VOUT-[A:B], VOUT-[A:B], PGND

PGND applies between the battery charger and the output connector. This includes the output capacitors.

Trace width: 0.6mm

2.3.1.5 Magnetorquer Inputs - MAGNETORQUER_[P, N]

Trace width: 0.6mm





3 Testing

All tests shall be performed at room temperature and not under vacuum unless otherwise specified. If any modifications are performed, take note. Include enough information to understand circuit behavior and for others to replicate the results. Include any software written to execute the test and link it in the test notes section. Save all software, waveforms, etc. in a subfolder of the board's test folder for each test. All tests shall be performed prior to attaching the solar cells to the solar panel.

- Waveforms shall be captured whenever appropriate.
- Have the event take fill the screen (for fast events, zoom in, for slow events, zoom out)
- Label each channel accurately
- Only have bandwidth limiting if necessary for the test (this applies to the oscilloscope and probe settings)
- If ringing or overshoot occurs, use a ground spring or differential probe

Results location: https://github.com/CougsInSpace/CougSat1- Hardware/tree/master/CougSat1-PowerBoard/Testing/SolarPanel.2.0

Common test instructions can be found on the wiki.

3.1 Before First Power-On Check

This test is required to be executed before batteries are attached and before any external power is applied to the Solar Panel.

3.1.1 Test Instructions

Measure the resistance of various points in reference to PGND located at the output connector.

3.1.2 Test Data

Node	Resistance	Node	Resistance
I2C_SDA_PMIC		VOUT-A	
I2C_SCL_PMIC		VOUT-B	
I2C_SDA_ADCS		AVDD	
I2C_SCL_ADCS		AVREF	
PV_IIN_P-A		3.3V	
PV_IIN_P-B			

3.1.3 Test Notes

Delete me if no notes are required

3.2 Battery Chargers

Results: Pass / Fail

This test evaluates the Battery Charger.





3.2.1 Output Voltage

3.2.1.1 Test Instructions

Apply 3.3V to the power rail on the EPS connector before executing this test. Apply 2.5V at the solar cell output and measure the voltages of VOUT-A and VOUT-B under no load and a 300mA resistive load.

3.2.1.2 Test Data

Αρρly 2.5 <i>V</i> t	Apply 2.51/ to PV_IIN_P-A and measure the voltage of VOUT-A at the output						
	connector.						
Load	Load Measured Voltage VOUT-A Passing Criteria Pass / Fail						
No Load	$4.0 \ V < V < 4.2 V$						
300mA		4.0V < V < 4.2V					

Aρρly 2.5 <i>V</i> t	Apply 2.51/ to PV_IIN_P-B and measure the voltage of VOUT-B at the output						
	connector.						
Load	Load Measured Voltage VOUT-B Passing Criteria Pass / Fai						
No Load		4.0V < V < 4.2V					
300mA		4.0V < V < 4.2V					

3.2.1.3 Test Notes

Delete me if no notes are required

3.2.2 Output Efficiency

3.2.2.1 Test Instructions

Apply 3.3V to the power rail on the EPS connector before executing this test. Apply 2.5V at the solar cell outputs. Measure the efficiency of the Battery Chargers under 10mA to 300mA resistive load.

Note: $Efficiency = \frac{P_{out}}{P_{in}}$, measure the power across the input and output current shunt resistors.

3.2.2.2 Test Data

Measu	Measure the efficiency of battery charger A under a $10mA$ to $300mA$ resistive load.							
Load Power in Power out Efficiency Passing Criteria Pa								
10mA			Efficiency > 90%					
40mA				Efficiency > 90%				
120mA Efficiency >				Efficiency > 90%				
300mA								

3.2.2.3 Test Notes

Delete me if no notes are required.





3.2.3 Output Current Limiting

3.2.3.1 Test Instructions

Apply 3.3V to the power rail on the EPS connector before executing this test. Apply 2.5V at the solar panel output. Apply an increasing load to the Battery Charger output until the current no longer increases.

3.2.3.2 Test Data

Apply an increas	Apply an increasing load to the output until the current no longer increases.					
Output Max Current Passing Criteria Pass / Fail						
VOUT-A		400mA < I < 600mA				
VOUT-B						

3.2.3.3 Test Notes

Delete me if no notes are required.

3.3 ADC

Results: Pass / Fail

3.3.1 Current Monitoring

3.3.1.1 Test Instructions

Connect the EPS to the Solar Panel with a cable connecting only I2C, GND, and 3.3V. Charge or discharge the batteries to 3.7V, and apply 2.5V to the solar panel outputs before executing this test. Apply a 10mA to 300mA resistive load to the solar panel output and compare the currents measured by the EPS and a DMM.

Note:
$$Error = \frac{|I_{EPS} - I_{DMM}|}{I_{DMM}}$$

3.3.1.2 Test Data

Αρρly 2.5 <i>l</i>	Apply 2.5V at the solar panel output and measure the current across VOUT-A						
	for $10mA$ to $300mA$ resistive loads.						
Current EPS current DMM current Error Passing Criteria Pass / Fa							
10mA			<i>Error</i> < 1.0%				
40 <i>mA</i>				<i>Error</i> < 1.0%			
120 mA							
300mA							

3.3.1.3 Test Notes

Delete me if no notes are required.





3.3.2 Voltage Monitoring

3.3.2.1 Test Instructions

Connect the EPS to the Solar Panel with a cable connecting only I2C, GND, and 3.3V. Charge or discharge the batteries to 3.7V, and apply 2.5V to the solar panel outputs before executing this test. Apply a 40mA resistive load to the solar panel output and compare the output voltages measured by the EPS and a DMM.

Note:
$$Error = \frac{|V_{EPS} - V_{DMM}|}{V_{DMM}}$$

3.3.2.2 Test Data

Apply a 4	Apply a $40mA$ resistive load to VOUT-A and measure the voltage at various signals.						
Signal EPS Voltage DMM Voltage Error Passing Criteria Pass / Fai							
VOUT-A <i>Error</i> < 1.0%							
VOUT-B				<i>Error</i> < 1.0%			

3.3.2.3 Test Notes

Delete me if no notes are required.

3.3.3 Temperature Monitoring

3.3.3.1 Test Instructions

Connect the EPS to the Solar Panel and charge or discharge the batteries to 3.7V before executing this test. Compare the temperature measured by the EPS and a thermometer at the following thermistors:

- FRONT_TOP
- MPPT-A

Note: $Error = |T_{EPS} - T_{Thermometer}|$

3.3.3.2 Test Data

Compare the temperature measured by the EPS and a thermometer							
Sensor	EPS Temperature	Thermometer Temperature	Error	Passing Criteria	Pass / Fail		
FRONT_TOP				$Error < 2^{\circ}C$			
MPPT-A				$Error < 2^{\circ}C$			

3.3.3.3 Test Notes

Delete me if no notes are required



