Bradley Davis

This document explains the function of the Backplane, its schematic level design, and its board level design

Backplane

Backplane Design

Revision: 1.0.0



Table of Contents

[1 Introduction 2](#_Toc524894450)

[1.1 Function 2](#_Toc524894451)

[1.2 Requirements 2](#_Toc524894452)

[2 Detailed Description 3](#_Toc524894453)

[2.1 Functional Block Diagram 3](#_Toc524894454)

[2.1.1 Card Slots 3](#_Toc524894455)

[2.1.2 Separation Switch 3](#_Toc524894456)

[2.2 Schematic 3](#_Toc524894457)

[2.2.1 Isolated Grounds 3](#_Toc524894458)

[2.2.2 Separation Switching 3](#_Toc524894459)

[2.2.3 Card Connectors 3](#_Toc524894460)

[2.2.4 Mechanical Features 5](#_Toc524894461)

[2.3 Board 5](#_Toc524894462)

[2.3.1 Layout Constraints 5](#_Toc524894463)

[3 Testing 6](#_Toc524894464)

[4 Discussion 7](#_Toc524894465)

[5 Appendix 8](#_Toc524894466)

# 1 Introduction

This document explains how the Backplane will fulfil the following [functions](#_1.1_Function) and conform to the following [requirements](#_1.2_Requirements). This document refers to the Backplane version 2.1.0.

## 1.1 Function

The Backplane connects all of the subsystems of the satellite together via a parallel bus and interchangeable cards.

## 1.2 Requirements

The system requirements can be found [here](https://github.com/CougsInSpace/CougSat1-Hardware/blob/master/CougSat1/CougSat1-Requirements.xlsx)[[1]](#footnote-1)

# 2 Detailed Description

This section references the Backplane [schematic](https://github.com/CougsInSpace/CougSat1-Hardware/blob/master/CougSat1-Backplane/Documentation/Backplane.pdf)[[2]](#footnote-2). Page numbers will be listed and may have coordinates listed (number and letter combination found around the frame).

## 2.1 Functional Block Diagram

The block diagram can be found on the first page of the [schematic](#_2_Detailed_Description).

### 2.1.1 Card Slots

The Backplane has eight slots connected in parallel. Each slot is electrically identical. Any card is compatible with every card.

### 2.1.2 Separation Switch

The separation switch connects via a connector to the Backplane.

## 2.2 Schematic

### 2.2.1 Isolated Grounds

On page 2 of the [schematic](#_2_Detailed_Description) (D1), are the two isolated grounds found on the Backplane. Power ground *(PGND)* is directly connected to the card. The other grounds are shorted to *PGND* using a resistor rated up to , the expected current is less than each. Chassis ground *(CHASSIS)* is connected to the conductive [mechanical features](#_2.2.14_Mechanical_Features) including bolt holes.

### 2.2.2 Separation Switching

There are two identical connectors to connect to the separation switches. The CubeSat requirements specify at least one separation switch, either or both connectors can be used. The switch is normal open and shorts to *PGND* when depressed.

### 2.2.3 Card Connectors

Each card connector is a SODIMM socket with 200 pins. See Table 1 for the pin allocation. Each power rail has four pins in parallel which allows loads rated up to . Each data signal has two pins in parallel which increases redundancy[[3]](#footnote-3).

Table 1: Pin Allocation

| Pins | Pin Name | Description |
| --- | --- | --- |
| 1: 4 | PR\_3.3V-0 | Power Rail 3.3V - Channel 0 |
| 5: 8 | PR\_3.3V-1 | Power Rail 3.3V - Channel 1 |
| 9: 12 | PR\_3.3V-2 | Power Rail 3.3V - Channel 2 |
| 13: 16 | PR\_3.3V-3 | Power Rail 3.3V - Channel 3 |
| 17: 20 | PR\_3.3V-4 | Power Rail 3.3V - Channel 4 |
| 21: 24 | PR\_3.3V-5 | Power Rail 3.3V - Channel 5 |
| 25: 28 | PR\_3.3V-6 | Power Rail 3.3V - Channel 6 |
| 29: 32 | PR\_3.3V-7 | Power Rail 3.3V - Channel 7 |
| 33: 36 | PR\_3.3V-8 | Power Rail 3.3V - Channel 8 |
| 37: 40 | PR\_3.3V-9 | Power Rail 3.3V - Channel 9 |
| 41: 44 | PR\_3.3V-10 | Power Rail 3.3V - Channel 10 |
| 45: 48 | PR\_3.3V-11 | Power Rail 3.3V - Channel 11 |
| 49: 52 | PR\_3.3V-12 | Power Rail 3.3V - Channel 12 |
| 53: 56 | PR\_BATT-0 | Power Rail Vbatt - Channel 0 |
| 57: 60 | PR\_BATT-1 | Power Rail Vbatt - Channel 1 |
| 61: 64 | PR\_BATT-2 | Power Rail Vbatt - Channel 2 |
| 65: 68 | PR\_BATT-3 | Power Rail Vbatt - Channel 3 |
| 69: 72 | PR\_BATT-4 | Power Rail Vbatt - Channel 4 |
| 73: 76 | PR\_BATT-5 | Power Rail Vbatt - Channel 5 |
| 77: 80 | PR\_BATT-6 | Power Rail Vbatt - Channel 6 |
| 82:184e | GND | Global ground potential. Includes only the even pins from 82 to 184 |
| 161, 163 | PWR\_CTRL\_SW | Disconnects battery (active low), driven by deployment switch OR RBF pin |
| 171, 175 | BUS\_I2C0\_SDA | I2C interfaces for bidirectional data exchange among high priority devices |
| 177, 179 | BUS\_I2C0\_SCL |
| 181, 183 | BUS\_I2C0\_IRQ |
| 121, 123 | BUS\_I2C1\_SDA | I2C interfaces for bidirectional data exchange among low priority devices |
| 125, 127 | BUS\_I2C1\_SCL |
| 129, 131 | BUS\_I2C1\_IRQ |
| 149, 151 | BUS\_SPI\_SCK | SPI interface to subsystem or direct access to remote serial device |
| 153, 155 | BUS\_SPI\_MISO |
| 157, 159 | BUS\_SPI\_MOSI |
| 165, 167 | CTRL\_RESET | Global reset (active low), *normal high* |
| 169, 171 | CTRL\_SYNC | Global synchronization signal, driven by IHU |
| 133, 135 | COM\_SPI\_SCK | Serial interface for dedicated communication with the Comms |
| 137, 139 | COM\_SPI\_MISO |
| 141, 143 | COM\_SPI\_MOSI |
| 145, 147 | COM\_SPI\_CS |
| 185, 187 | BUS\_JTAG\_TCK | Shared JTAG interface for subsystem software update via IFJR. Max 1 device at a time, normally high impedance |
| 189, 191 | BUS\_JTAG\_TDI |
| 193, 195 | BUS\_JTAG\_TDO |
| 197, 199 | BUS\_JTAG\_TMS |
| 186, 188 | BUS\_JTAG\_EN-0 | JTAG\_SEL\_COMMS |
| 190, 192 | BUS\_JTAG\_EN-1 | JTAG\_SEL\_PMIC |
| 194, 196 | BUS\_JTAG\_EN-2 |  |
| 198, 200 | BUS\_JTAG\_EN-3 |  |
| 81, 83 | GPIO-0 | SPI\_EN\_CAM0 |
| 85, 87 | GPIO-1 | SPI\_EN\_CAM1 |
| 89, 91 | GPIO-2 |  |
| 93, 95 | GPIO-3 |  |
| 97, 99 | GPIO-4 |  |
| 101, 103 | GPIO-5 |  |
| 105, 107 | GPIO-6 |  |
| 109, 111 | GPIO-7 |  |
| 113, 115 | GPIO-8 |  |
| 117, 119 | GPIO-9 |  |

### 2.2.4 Mechanical Features

The Backplane mounts to the Structure using two bolts (page 5, D1) and the top and bottom edges. Each of the holes have a capacitor and resistor connecting to power ground which will absorb transients.

## 2.3 Board

The board shall be double layered with copper and ENIG finish.

### 2.3.1 Layout Constraints

Unless specified in the following subsections, all signals shall use the default parameters below. Signals in the following subsections do not include their sense signals unless specified. Trace width can be broken if a trace needs to bottleneck down to a pin, the bottleneck shall be minimized.

Trace width:

Vias: , unlimited count

Separation:

Length: unlimited

Devices with specific placement and routing considerations are called out on the schematic, see “CAD Note:”

#### 2.3.1.1 Power Channels – PR\_3.3V-[0:12], PR\_BATT-[0:6]

Trace width:

#### 2.3.1.2 Power Ground – PGND

Trace width:

#### 2.3.1.3 Data Lines

Length: Each node shall be length matched

Stubs:

# 3 Testing

# 4 Discussion

# 5 Appendix

1. <https://github.com/CougsInSpace/CougSat1-Hardware/blob/master/CougSat1/CougSat1-Requirements.xlsx> [↑](#footnote-ref-1)
2. <https://github.com/CougsInSpace/CougSat1-Hardware/blob/master/CougSat1-Backplane/Documentation/Backplane.pdf> [↑](#footnote-ref-2)
3. REQ-009 [↑](#footnote-ref-3)