
This document explains the function of the EPS, its schematic level design, its board level design, and its functional testing

# **EPS**

Electrical Power Subsystem Design

Revision: 3.0.1

Bradley Davis



## **Table of Contents**

1	Intr	oduct	ion5	;
	1.1	Fund	ction5	;
	1.2	Requ	uirements5	;
2	Det	ailed	Description6	ò
	2.1	Fund	ctional Block Diagram6	;
	2.1.	1	Power Input6	j
	2.1.	2	Energy Storage6	j
	2.1.	3	Power Output	7
	2.1.	4	PMIC	7
	2.1.	5	Monitoring	7
	2.2	Sche	ematic	7
	2.2.	1	Isolated Grounds	7
	2.2.	2	Power Rails	3
	2.2.	3	Input Switching	3
	2.2.	4	Battery & Battery Protection	3
	2.2.	5	Separation Switching	)
	2.2.	6	3.3V Regulation9	)
	2.2.	7	Output Switching	)
	2.2.	8	Current Monitoring	)
	2.2.	9	Voltage Monitoring	)
	2.2.	10	Temperature Monitoring	Ĺ
	2.2.	11	PMIC11	Ĺ
	2.2.	12	I <sup>2</sup> C Bus	Ĺ
	2.2.	13	SPI Bus	<u>)</u>
	2.2.	14	Analog Voltage Reference and Supply12	<u>)</u>
	2.2.	15	Mechanical Features	<u>)</u>
	2.3	Boar	rd12	<u>)</u>
	2.3.	1	Layout Constraints	3
3	Test	ing		;
	3.1	Befo	ore First Power-On Check15	5





3.1.	1	Test Instructions	15
3.1.	2	Test Data	15
3.1.	3	Test Notes	16
3.2	Sepa	aration Switching	16
3.2.	1	Test Instructions	16
3.2.	2	Test Data	17
3.2.	3	Test Notes	17
3.3	Pow	er Rails	17
3.3.	1	Test Instructions	17
3.3.	2	Test Data	18
3.3.	3	Test Notes	18
3.4	Inpu	ıt Switching	19
3.4.	1	Test Instructions	19
3.4.	2	Test Data	19
3.4.	3	Test Notes	20
3.5	Outp	put Switching	20
3.5.	1	Test Instructions	20
3.5.	2	Test Data	21
3.5.	3	Test Notes	23
3.6	Batt	ery Charging	24
3.6.	1	Test Instructions	24
3.6.	2	Test Data	24
3.6.	3	Test Notes	24
3.7	Batt	ery Protection	24
3.7.	1	Discharge Overcurrent	24
3.7.	2	Load Short Circuit	25
3.7.	3	Charge Overcurrent	26
3.7.	4	Charge Overvoltage	27
3.7.	5	Discharge Undervoltage	28
3.8	3.3V	/ Regulator	29
3.8.	1	Output Voltage	29
3.8.	2	Output Ripple	30





3.8.	3	Output Noise	.31
3.8.	4	Output Efficiency	.32
3.8.	5	Current Limit	.34
3.9	Load	d Response - Battery	.34
3.9.	1	Test Instructions	.35
3.9.	2	Test Data	.35
3.9.	3	Test Notes	.37
3.10	Load	d Response – 3.3V Regulator	.38
3.10	0.1	Test Instructions	.38
3.10	0.2	Test Data	.38
3.10	0.3	Test Notes	.42
3.11	I <sup>2</sup> C E	Bus	.42
3.11	1.1	Test Instructions	.42
3.11	1.2	Test Data	.43
3.11	1.3	Test Notes	.43
3.12	Curr	ent Monitoring	.43
3.12	2.1	Test Instructions	.44
3.12	2.2	Test Data	.44
3.12	2.3	Test Notes	.44
3.13	Volt	age Monitoring	.44
3.13	3.1	Test Instructions	.44
3.13	3.2	Test Data	.44
3.13	3.3	Test Notes	.45
3.14	Tem	perature Monitoring	.45
3.14	4.1	Test Instructions	.45
3.14	1.2	Test Data	.45
3.14	1.3	Test Notes	.45
3.15	Anal	log Voltage Reference	.45
3.15	5.1	This test evaluates the circuit described in SPI Bus	.45
3.15	5.2	VREF Voltage	.46
3.15	5.3	VREF Ripple	.46
3.15	5.4	VREF Noise	.46





## Page | 4

47	PM	3.1
47	16.1	
47	16.2	
47	16.2	





## 1 Introduction

This document explains how the EPS will fulfil the following Functions and conform to the following Requirements. This document refers to the EPS version 3.0 and Solar Panel version 2.0.

#### 1.1 Function

The Electrical Power Subsystem (EPS) is responsible for the following:

- Accumulating energy
- Regulating voltage
- Distributing power

## 1.2 Requirements

The system requirements and EPS design requirements can be found on GitHub.





## 2 Detailed Description

This section references the EPS <u>schematic</u>. Page numbers will be listed and may have coordinates listed (number and letter combination found around the frame).

## 2.1 Functional Block Diagram

The block diagram can be found on the first page of the schematic.

#### 2.1.1 Power Input

Energy is captured from the Sun using an array of photovoltaic cells¹. These cells are mounted onto solar panels that adjust the voltage and current to acceptable levels for direct charging of lithium-ion batteries². These criteria are up to 4.1V and up to  $0.5C^3$  per battery. Furthermore, power can be inputted from the umbilical⁴ using the same criteria as the solar panels. The umbilical will only be used whilst on the ground. The PMIC will automatically monitor the charging and disable current paths to follow the prescribed charging, see Energy Storage for more details. Most lithium-ion charging curves indicate voltage up to 4.2V and current up to 1C; however, the EPS will limit to 4.1V and 0.5C to preserve battery health⁵. Replacing the batteries on the EPS whilst in orbit is very difficult.

The solar panel and umbilical inputs are routed through a balance switching matrix before entering the batteries. This allows the PMIC to switch every cell going to either or both batteries.

#### 2.1.2 Energy Storage

The EPS stores energy from the solar panels in batteries to fulfil high instantaneous power demands and any power demands during periods of eclipse<sup>7</sup>. Each battery has a protection IC that protects against the following faults:

- Overcharge
- Over-discharge
- Charge overcurrent
- Discharge overcurrent
- Load short-circuit detection

<sup>&</sup>lt;sup>7</sup> Requirements EPS-005, EPS-006, EPS-009





<sup>&</sup>lt;sup>1</sup> Requirement EPS-010

<sup>&</sup>lt;sup>2</sup> For details on charging lithium-ion batteries,

http://batteryuniversity.com/learn/article/charging\_lithium\_ion\_batteries

<sup>&</sup>lt;sup>3</sup> 1C is equal to the charge of the battery divide by 1 hour (Take the Ah of the battery and drop the "h")

<sup>&</sup>lt;sup>4</sup> Requirement EPS-021

<sup>&</sup>lt;sup>5</sup> Requirement REQ-009

<sup>&</sup>lt;sup>6</sup> Requirement EPS-008

The PMIC will monitor and regulate the temperature of the batteries. The batteries (and power inputs) disconnect from the rest of the EPS via separation switches and the RBF switch<sup>8</sup>.

#### 2.1.3 Power Output

The EPS has two separate rails for distribution: unregulated from the batteries and 3.3V°. There are two regulators¹0, one per battery. Most loads are connected via the <u>backplane</u> and are individually switched between either source (power chain A or B) or turned off, and current monitored¹¹. The PMIC controls these turning on and off, the switch for chain A or B is automatically performed.

There is a single load that cannot be disconnected from the regulators: the PMIC<sup>12</sup>. This ensures there is at least one processor that can turn on the rest of the satellite. The outputs' default states are off such that the PMIC has to turn the loads on, this prevents glitching as the PMIC boots up. The power rail going to the In-Flight JTAG Reprogrammer (IFJR) is logical ORed with JTAG\_EN\_PMIC such that if the IFJR is programming the PMIC, its GPIO goes high impedance but the IFJR remains powered on to avoid corruption.

#### 2.1.4 PMIC

The Power Management IC (PMIC) is the microprocessor monitoring and operating the EPS<sup>13</sup>. Only one PMIC exist as adding redundant processors adds complexity that could reduce reliability. It communicates over I<sup>2</sup>C to Command and Data Handling subsystem (<u>C&DH</u>)<sup>14</sup> via the backplane and to its monitoring sensors directly. It collects sensor information and transfers this to the C&DH to be included in a telemetry packet to Ground<sup>15</sup>. The C&DH may also send commands. For example, enter safe mode by switching off specific subsystems<sup>16</sup>.

#### 2.1.5 Monitoring

The PMIC, through ADCs, monitors current, and voltage at various locations and temperature of various components, indicated on the block diagram<sup>17</sup>.

#### 2.2 Schematic

#### 2.2.1 Isolated Grounds

On page 2 of the schematic (D1), are the four isolated grounds found on the EPS. Power ground *(PGND)* is directly connected to the backplane and most of the power chain. The other grounds are shorted to *PGND* using a  $0\Omega$  resistor

<sup>&</sup>lt;sup>17</sup> Requirements EPS-011, EPS-015, EPS-016, EPS-017





<sup>8</sup> Requirements EPS-020

<sup>&</sup>lt;sup>9</sup> Requirement EPS-001

<sup>&</sup>lt;sup>10</sup> Requirement EPS-008

<sup>&</sup>lt;sup>11</sup> Requirements EPS-008, EPS-011, EPS-012

<sup>&</sup>lt;sup>12</sup> Requirements EPS-013

<sup>&</sup>lt;sup>13</sup> Requirement EPS-022

<sup>&</sup>lt;sup>14</sup> Requirement EPS-018

<sup>&</sup>lt;sup>15</sup> Requirement EPS-019

<sup>16</sup> Requirement EPS-014

rated up to 2A, the expected current is less than 50mA each. Digital ground (DGND) connects to the digital circuity including the PMIC and Monitoring circuits. Analog ground (AGND) connects to analog monitoring circuits including the ADCs, their voltage reference, and the thermistors. Chassis ground (CHASSIS) is connected to the Mechanical Features including bolt holes and the card rails.

#### 2.2.2 Power Rails

Page 2 of the schematic illustrates all the power rails on the EPS. Notice how most components of the power chain can be routed to the other chain to increase redundancy. The expected current consumptions are derived from the energy budget. The limit of less than 1A per rail is imposed by the backplane with current limiters<sup>18</sup>

#### 2.2.2.1 Always-On Rail

There is one rail that is always-on and cannot be switched off, except with the Separation Switching. This provide power for the PMIC as the PMIC cannot be allowed to turn off or other subsystems may not be able to be turned on. It is 3.3V (page 5, B5). They use "ideal diodes" 19 to OR the power together from both power chains, whichever rail has a higher voltage provides the current.

#### 2.2.3 Input Switching

A matrix of ideal diodes<sup>20</sup> (page 3) switch the solar panel inputs and umbilical input to either battery. The lower voltage battery receives the current first until both batteries have the same voltage. Their enable pin are connected to the PMIC for enabling or disabling charging. To reduce the number of enable pins, cells on the opposite side of the satellite share an enable. The increased control over individual cells is not important as the opposite side cell will be in shadow and okay if disabled.

As the GPIO of the PMIC defaults to high impedance input during boot up (every reset will enter this state). The IC includes an active pullup on its enable pin so an external one is not needed for when the PMIC is off.

The power inputs are placed in parallel with the batteries such that the loads will draw from the power inputs before drawing from the batteries.

#### 2.2.4 Battery & Battery Protection

The batteries<sup>21</sup> (page 4, B2 & B5) are 18650 lithium-ion. The chemistry was chosen for its high volumetric and mass energy densities. A specific cell has not been chosen; a long-term study is required. The EPS will be compatible with most cells.





<sup>&</sup>lt;sup>18</sup> CIS PN: <u>60-0014</u> <sup>19</sup> CIS PN: <u>60-0015</u>

<sup>&</sup>lt;sup>20</sup> CIS PN: 60-0015

<sup>&</sup>lt;sup>21</sup> CIS PN: **01-0001** 

The batteries are protected by dedicated lithium-ion single-cell protection ICs<sup>22</sup> (page 4, B2 & B5). They measure the current passing through the battery by measuring the voltage between pins 4 & 6. With the Rds(on) of the MOSFET<sup>23</sup> and the shunt resistor, the IC prevents against  $\frac{90 \text{ to } 110 \text{mV}}{(6.4+6.4+10) m\Omega} = 4 \text{ to } 4.8 \text{A}$  of overcurrent. The IC also prevents against 4.275V of over-voltage and 2.800V of under-voltage.

The batteries are thermally connected to a heater and Temperature Monitoring thermistor. The heater is a TO-220  $10\Omega$  resistor which generates up to  $\frac{(3.7V)^2}{1.2} \approx 1.4W$  of heat. A lower resistance resistor may be exchanged for more heating capabilities, a thermal test will indicate this need. The heater can be driven at lower duty cycle, through PWM, to reduce the average output power.

#### 2.2.5 Separation Switching

EPS

The separation switches (connected via the backplane) or the RBF pin switch (page 4, D3) disconnect the batteries and power input from the rest of the power chain. Either of the switches apply a pull down to the gate of a MOSFET that inverts the signal to another MOSFET that interrupts the power chain. When the umbilical is connected, and voltage is applied, it drives the MOSFETs the opposite way to connect the power chain. In the default state (no switches depressed or umbilical connected) a weak pull up to the batteries (through ORing diodes) keeps the MOSFETS driven to connect the power chain.

Connected to the separation switches and RBF pin switch is a capacitor and limiting resistor such that the time constant is  $(220\mu F)(158k\Omega) \approx 35s$  buffered with a unity gain buffer<sup>24</sup>. The PMIC measures the voltage across the capacitor. When the PMIC boots up, it will check this voltage is decide if it is powering up after a reset (the capacitor will still be charged) or after a deployment (the capacitor will be discharged).

#### 2.2.6 3.3V Regulation

The 3.3V regulators (page 5) are switching mode, buck topology. The controller<sup>25</sup> automatically senses the output voltage and adjusts the switching parameters to keep the output at 3.3V. The controller was chosen for its small package and ability to output 100% duty cycle such that when the input drops below 3.3V, the output will follow the voltage of the input.

The large package Multi-Layer Ceramic Capacitors (MLCC, input and output filtering) are placed in series such that one was to fail short, they would not compromise the power chain. The small package and tantalum capacitors are not likely to fail due to mechanical vibration.

<sup>25</sup> CIS PN: 06-0004





<sup>&</sup>lt;sup>22</sup> CIS PN: <u>60-0006</u> <sup>23</sup> CIS PN: <u>56-0005</u>

<sup>&</sup>lt;sup>24</sup> CIS PN: 08-0002

On the drain of the switching MOSFETs (page 5, A3 & C3) are snubber circuits that absorb and suppress transients thus reducing the output noise.

The switching MOSFETs and inductors (page 5, A3 & C3) are thermally connected to a thermistor for Temperature Monitoring and an optional heatsink if a thermal test indicates they need additional heat dissipation.

#### 2.2.7 Output Switching

The output switching (pages 6, 7) uses ideal diodes<sup>26</sup> that automatically switch between power chain A or B, whichever is higher voltage, and have an integrated current limit. The PMIC controls each one individual between off and on with automatic switching. All rail's default state are off for when the PMIC is off and not driving the enable signals. Th IFJR's power rail is also (logical OR) enabled when the *JTAG\_EN\_PMIC* is on as described in Power Input.

Most outputs go into the backplane for distribution to their connected subsystem. The *PR\_DEPLOY* output (for releasing deployable mechanisms) and *PV\_3.3V* (for the solar panel monitoring circuits) connect to their load via wire harness (page 3).

#### 2.2.8 Current Monitoring

At various locations, the power chain has shunt resistors with current shunt amplifiers<sup>27</sup> connected to ADCs to monitor the current. Those locations are:

- Batteries: charging/discharging (page 4, B2 & B5)
- Power chain input (page 4, A2 & A5)
- 3.3V regulator input (page 5, A3 & C3)
- 3.3V regulator output (page 5, A5 & C5)

Output switching ideal diodes<sup>28</sup> have a current limit set by resistor whose current is proportional to the diode's current. This voltage is measured by an ADC to sense the current.

The solar panels monitor their own current and the PMIC communicates to them via the wire harness (page 3).

#### 2.2.9 Voltage Monitoring

At various locations, the power chain is probed for the voltage using one of the ADCs. Those locations are:

- Batteries (page 4, A3 & A4)
- 3.3V regulator output (page 5, A6 & C6)
- Umbilical input (page 3, C2)

The solar panels monitor their own voltages and the PMIC communicates to them via the wire harness (page 3).





<sup>&</sup>lt;sup>26</sup> CIS PN: 60-0014

<sup>&</sup>lt;sup>27</sup> CIS PN: <u>08-0003</u> and <u>08-0004</u>

<sup>28</sup> CIS PN: 60-0014

#### 2.2.10 Temperature Monitoring

At various locations, the temperature is monitored using thermistors and one of the ADCs. Those locations are:

- Batteries (page 4, B3 & B4)
- 3.3V regulator switching components (page 5, A4 & C4)
- Input switching (page 3, D3)
- Output switching (page 6, D4; page 7, D4)
- PMIC (page 9, C4)
- Various locations of the PCB (page 11, A5:A6)
- Each ADC has an integrated temperature sensor

#### 2.2.11 PMIC

The PMIC (page 9) is a microcontroller from the STM32 low power family<sup>29</sup>. It was chosen for its ease of programming, and low power consumption. Since the PMIC is essentially just controlling GPIO and talking over two I<sup>2</sup>C Buses and a SPI Bus, the features of higher end processors are not needed.

#### 2.2.11.1 Programming Connections

During testing, the PMIC is programmed via Serial Wire Debug<sup>30</sup> (SWD, page 9, D5). The process of programming is made simple with just a single 6 pin header and a robust software utility. In orbit, the PMIC can be programmed via JTAG<sup>31</sup>. The In-Flight JTAG Reprogrammer (IFJR) connects via the backplane, through a tri-state buffer/logic level converter<sup>32</sup> (page 8, A1:B2). The IFJR can enable or disable the tri-state buffer which essentially disconnects the JTAG interface from the PMIC (it outputs high impedance), allowing the SWD to program. The logic level conversion feature is not used.

#### 2.2.12 I<sup>2</sup>C Bus

The PMIC has two I<sup>2</sup>C buses (page 9). One is for the EPS monitoring and control devices. The other is to communicate with the C&DH. On the EPS bus, the PMIC is the master served by the attached devices. Busses that communicate with devices on different power rails go through a tri-state buffer<sup>33</sup>, such that when the device is powered off, its ESD diodes do not hold the bus low preventing communication with the other devices on the bus.

#### 2.2.12.1 ADCs

There are nine ADCs<sup>34</sup> connected to the PMIC, each with eight single-ended inputs. Four are on the EPS (page 11). There is one on each solar panel. The ADC was chosen for its low power, small package, SAR architecture and up to nine addresses. The list of address follow:

<sup>34</sup> CIS PN: 27-0003





<sup>29</sup> CIS PN: 61-0002

<sup>&</sup>lt;sup>30</sup> For more details on SWD, https://developer.arm.com/products/system-ip/coresight-debug-andtrace/coresight-architecture/serial-wire-debug <sup>31</sup> For more details on JTAG, https://en.wikipedia.org/wiki/JTAG

<sup>32</sup> CIS PN: 09-0001

<sup>33</sup> CIS PN: 09-0001

- [0x58] EPS-0 (page 11, A2)
- [0x5C] EPS-1 (page 11, B2)
- [0x5E] EPS-2 (page 11, C2)
- [0x56] EPS-3 (page 11, B5)
- [0x40] EPS-4 (page 11, C5)
- [0x54] PV0 (+Z) (page 3, A1)
- [0x50] PV1 (-Y) (page 3, A3)
- [0x44] PV2 (-X) (page 3, B1)
- [0x46] PV3 (+Y) (page 3, B3)

#### 2.2.12.2 Backplane to C&DH

The PMIC is a slave to the C&DH. See the <u>interface document</u> for details.

#### 2.2.13 SPI Bus

The PMIC has one SPI bus (page 9) to communicate with three ADCs<sup>35</sup>. These ADCs have a high bit count for resolution when measuring critical nodes including power chain currents and power chain voltages. Each ADC has its own select pin.

#### 2.2.14 Analog Voltage Reference and Supply

Each ADC has its own analog reference of 2.5V with high temperature stability, not requiring a high precision external reference. For the thermistors, they are sourced from this analog reference with a unity gain buffer<sup>36</sup> to allow higher current draw (page 11, B4 & D4).

The EPS has an analog voltage supply (page 11, D2) which is fed by the always-on 3.3V rail filtered with a ferrite bead and capacitors. Precision is not required as all ADCs use the precision voltage reference for calibration. This is the source for the analog unity gain buffers and ADCs.

#### 2.2.15 Mechanical Features

The RBF pin holder (page 4, D1) and 3.3V Regulation heatsink (page 5, B1 & D1) mount directly to the EPS board using bolts. These holes are conductive and connected directly to *CHASSIS*, see Isolated Grounds. The EPS also slots into the structure using rails<sup>37</sup> which are also conductive and connected directly to chassis ground. Each of the holes have a capacitor and resistor connecting to power ground which will absorb transients.

#### 2.3 Board

The board shall be double layered with 2 oz copper and ENIG finish. The board shall also conform to the dimensions specified by the <u>CougSat Module Standard</u>.

<sup>&</sup>lt;sup>37</sup> See backplane documentation for details





<sup>35</sup> CIS PN: 27-0004

<sup>&</sup>lt;sup>36</sup> CIS PN: 08-0002

#### 2.3.1 Layout Constraints

Unless specified in the following subsections, all signals shall use the default parameters below. Signals in the following subsections do not include their sense signals unless otherwise specified. Trace width can be broken if a trace needs to bottleneck down to a pin, the bottleneck shall be minimized.

Trace width: 0.16mm

Vias:  $\emptyset 0.3mm$ , unlimited count

Separation: 0.16mm Length: unlimited

Devices with specific placement and routing considerations are called out on the schematic, see "CAD Note:"

#### 2.3.1.1 Solar Panel Inputs - PV\_IN[0:3][A:B], PGND

PGND applies to between the solar panel headers and the backplane

Trace width: 0.3mm

#### 2.3.1.2 Umbilical Input - UMB\_IN, PGND

PGND applies to between the umbilical header and the backplane

Trace width: 0.6mm

#### 2.3.1.3 Battery Connections - VIN-[A:B], BP\_VSS-[A:B], BP\_VSS-I[A:B], VBATT-[A:B], PGND

PGND applies to between the low side battery protection MOSFETs and the backplane.

Trace width: 3.0mm

Vias:  $\emptyset 0.3mm$  five per layer change

#### 2.3.1.4 SMPS Switching Node - 3.3V\_ISENS-[A:B], 3.3V\_REG\_BUCK\_NODE-[A:B]

Trace width: 2.5mm Vias: No vias

Minimize RF emission

#### 2.3.1.5 SMPS Output - 3.3V\_I-[A:B], 3.3V-[A:B]

The traces can taper down once loads branch off and less than three loads remain.

Trace width: 2.5mm

Vias:  $\emptyset 0.3mm$  three per layer change

#### 2.3.1.6 SMPS Ground - PGND

PGND applies to between the filtering capacitors and the backplane.

Trace width: 1.0mm

#### 2.3.1.7 Rail Output Channels - PR\_3.3V-[0:12], PR\_BATT-[0:6], PR\_BH-[0:1]

Trace width: 0.6mm





2.3.1.8 Deployables Output - PR\_DEPLOY

Trace width: 1.5mm

Vias:  $\emptyset 0.3mm$  two per layer change

2.3.1.9 JTAG - JTAG-[TCK, TDI, TDO, TMS], BUS\_JTAG-[TCK, TDI, TDO, TMS]

Length: Each node shall be length matched  $\pm 1.0mm$ 

Stubs: < 10.0*mm* 

2.3.1.10  $I^2C - I2C_[SDA, SCL]$ , BUS\_I2C\_[SDA, SCL, IRQ]

Length: Each node shall be length matched  $\pm 1.0mm$ 

Stubs: < 10.0*mm* 





## 3 Testing

All tests shall be performed at room temperature and not under vacuum unless otherwise specified. If any modifications are performed, take note. Include enough information to understand circuit behavior and for others to replicate the results. Include any software written to execute the test and link it in the test notes section. Save all software, waveforms, etc. in a subfolder of the board's test folder for each test<sup>38</sup>.

- Waveforms shall be captured whenever appropriate
- Have the event take fill the screen (for fast events, zoom in; for slow events, zoom out)
- Label each channel accurately
- Only have bandwidth limiting if necessary for the test (this applies to the oscilloscope and probe settings)
- If ringing or overshoot occurs, use a ground spring or differential probe

Results location: <a href="https://github.com/CougsInSpace/CougSat1-Hardware/tree/master/CougSat1-PowerBoard/Testing/EPS.2.1">https://github.com/CougsInSpace/CougSat1-PowerBoard/Testing/EPS.2.1</a>

Common test instructions can be found on the wiki.

Note: In the following sections, applying a 4.1V, 300mA source means to connect a power supply limited to 4.1V and 300mA. The actual voltage and current may be less than this.

#### 3.1 Before First Power-On Check

Configuration: Auden

This test is required to be executed before batteries are attached and before any external power is applied to the EPS.

#### 3.1.1 Test Instructions

Measure the resistance of various points in reference to *PGND* located at the backplane. Measure the resistance across each current shunt resistor. This is informational only; the resistance of the current shunt resistor is used to calibrate the Current Monitoring. When measuring in circuit resistances, flip the probes and take the lower value.

#### 3.1.2 Test Data

Node	Resistance	Node	Resistance
VIN-A	$42.4k\Omega$	VIN-B	$50.7k\Omega$
VBATT-A	$205k\Omega$	VBATT-B	$205k\Omega$
VBATT	$3.46k\Omega$	3.3V	$34.6k\Omega$
3.3V-A	$1.57k\Omega$	3.3V-B	$1.57k\Omega$
AVREF	$41.5k\Omega$	AVDD	$3.45k\Omega$

<sup>&</sup>lt;sup>38</sup> For test 3.1, place files in the subfolder *"3.1"* and so on





Node	Resistance	Node	Resistance
I2C_SCL	$3.87k\Omega$	I2C_SDA	$3.85k\Omega$
BUS_I2C_SCL	$34.4k\Omega$	BUS_I2C_SDA	$34.5k\Omega$

Net	Resistor	Value	Net	Resistor	Value
Battery A	R36	$15.2m\Omega$	Battery B	R45	$12.0m\Omega$
VIN-A <sup>39</sup>	Q9		VIN-B	Q11	
3.3V Input A	R5 + R6	$21.5m\Omega$	3.3V Input A	R110 + R111	$20.5m\Omega$
3.3V Output A	R41	$14.5m\Omega$	3.3V Output B	R82	$17.1m\Omega$
PR_3.3V-0	R97	$53.3m\Omega$	PR_3.3V-1	R96	$54.2m\Omega$
PR_3.3V-2	R94	$51.8m\Omega$	PR_3.3V-3	R91	$54.4m\Omega$
PR_3.3V-4	R89	$49.3m\Omega$	PR_3.3V-5	R86	$52.1m\Omega$
PR_3.3V-6	R85	$51.8m\Omega$	PR_3.3V-7	R83	$55.8m\Omega$
PR_3.3V-8	R81	$49.7m\Omega$	PR_3.3V-9	R78	$53.8m\Omega$
PR_3.3V-10	R74	$53.4m\Omega$	PR_3.3V-11	R72	$51.8m\Omega$
PR_3.3V-12	R70	$52.8m\Omega$	PR_BATT-0	R69	$51.8m\Omega$
PR_BATT-1	R68	$52.4m\Omega$	PR_BATT-2	R65	$51.5m\Omega$
PR_BATT-3	R63	$51.7m\Omega$	PR_BATT-4	R60	$50.2m\Omega$
PR_BATT-5	R59	$49.7m\Omega$	PR_BATT-6	R58	$51.2m\Omega$
PV_3.3V-0	R11	$46.9m\Omega$	PV_3.3V-1	R13	$50.0m\Omega$
PV_3.3V-2	R113	$50.4m\Omega$	PV_3.3V-3	R112	$52.2m\Omega$
PR_BH-0	R43	$54.1m\Omega$	PR_BH-1	R67	$56.2m\Omega$
PR_DEPLOY	R109    R108	$27.1m\Omega$			

#### 3.1.3 Test Notes

Measurement error of the  $10m\Omega$  is significant, use the listed value for current sense.

Used four wire resistance measurement for the current shunt resistors.

Could not measure the resistance of the MOSFETs.

## 3.2 Separation Switching

Results: Fail

Configuration: Auden

This test evaluates the circuit described in Separation Switching.

#### 3.2.1 Test Instructions


Discharge or charge the batteries to 3.7V before executing this test. Insert the RBF pin, wait at least 2min, remove the RBF pin. Measure PWR\_CTRL\_SW, VBATT-A, VBATT-B, and EJECT\_TIMER.

<sup>&</sup>lt;sup>39</sup> The EPS uses the deployment switch as the current shunt. Drive the gate low and measure between drain and source





#### 3.2.2 Test Data



#### 3.2.3 Test Notes

Ch 1: PWR\_CTRL\_SW

Ch 2: VBATT-A Ch 3: VBATT-B

Ch 4: EJECT TIMER

#### 3.3 Power Rails

Results: Pass / Fail

This test evaluates the circuit described in Power Rails.

#### 3.3.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. With the PMIC not running code, upload a blank image or assert its reset pin, and the RBF pin inserted, apply power to each input one at a time as follows:

- 4.1*V*, 300*mA* to the solar panel inputs
- 4.1V, 1.0A to the umbilical input

Ensure that both batteries are receiving the power.





#### 3.3.2 Test Data

Αρρίγ 4.1 <i>V</i> , 300 <i>mA</i> to PV_IN-0									
Battery	Voltage	Passing Criteria	Pass / Fail						
Α				Power > 400 <i>mW</i>					
В				Power > 400 <i>mW</i>					

Apply 4.1 <i>V</i> , 300 <i>mA</i> to PV_IN-1									
Battery	Voltage	Current	Power	Passing Criteria	Pass / Fail				
Α				Power > 400 <i>mW</i>					
В				Power > 400 <i>mW</i>					

Αρρίγ 4.1 <i>V</i> , 300 <i>mA</i> to PV_IN-2								
Battery Voltage Current Power Passing Criteria Pass / F								
Α				Power > $400mW$				
В				Power > 400 <i>mW</i>				

Αρριγ 4.1 <i>V</i> , 300 <i>mA</i> to PV_IN-3									
Battery	Voltage	Current	Power	Passing Criteria	Pass / Fail				
Α				Power > 400 <i>mW</i>					
В				Power > 400 <i>mW</i>					

Αρρίγ 4.1 <i>V</i> , 300 <i>mA</i> to PV_IN-4									
Battery	Voltage	Power	Passing Criteria	Pass / Fail					
Α				Power > 400 <i>mW</i>					
В				Power > 400 <i>mW</i>					

	Αρριγ 4.1 <i>V</i> , 300 <i>mA</i> to PV_IN-5						
Battery	Voltage	Current	Power	Passing Criteria	Pass / Fail		
Α				Power > 400 <i>mW</i>			
В				Power > 400 <i>mW</i>			

Apply 4.1V, 300mA to PV_IN-6						
Battery	Voltage	Current	Power	Passing Criteria	Pass / Fail	
Α				Power > 400 <i>mW</i>		
В				Power > 400 <i>mW</i>		

	Αρρίγ 4.1 <i>V</i> , 300 <i>mA</i> to PV_IN-7						
Battery	Voltage	Current	Power	Passing Criteria	Pass / Fail		
Α				Power > 400 <i>mW</i>			
В				Power > $400mW$			

Αρρίγ 4.1 <i>V</i> , 1.0 <i>A</i> to UMB_IN						
Battery Voltage Current Power Passing Criteria Pass / Fai					Pass / Fail	
Α				Power > 1.5 <i>W</i>		
В				Power > 1.5 <i>W</i>		

## 3.3.3 Test Notes

Not running until switching matrix is fixed, see 3.4 Test Notes.





## 3.4 Input Switching

Results: Fail

Configuration: Auden

This test evaluates the circuit described in Input Switching.

#### 3.4.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. Drive each input switch to the following states while applying a 4.1V,300mA source:

- Both Off
- A On
- B On
- Both Off

Ensure each channel is properly routing the power.

#### 3.4.2 Test Data

	Configure each input channel to <i>Both Off.</i> Apply a 4.1 <i>V</i> , 300 <i>mA</i> source to the input under test					
Channel	Battery A Power	Battery B Power	Passing Criteria	Pass / Fail		
PV_IN-0			A < 10mW & B < 10mW			
PV_IN-1			A < 10mW & B < 10mW			
PV_IN-2			A < 10mW & B < 10mW			
PV_IN-3			A < 10mW & B < 10mW			
PV_IN-4			A < 10mW & B < 10mW			
PV_IN-5			A < 10mW & B < 10mW			
PV_IN-6			A < 10mW & B < 10mW			
PV_IN-7			A < 10mW & B < 10mW			
UMB_IN			A < 10mW & B < 10mW			

	Configure each input channel to <i>A On.</i> Apply a 4.1 <i>V</i> , 300 <i>mA</i> source to the input under test						
Channel	Battery A Power	Battery B Power	Passing Criteria	Pass / Fail			
PV_IN-0			A > 800mW & B < 10mW				
PV_IN-1			A > 800mW & B < 10mW				
PV_IN-2			A > 800mW & B < 10mW				
PV_IN-3			A > 800mW & B < 10mW				
PV_IN-4			A > 800mW & B < 10mW				
PV_IN-5			A > 800mW & B < 10mW				
PV_IN-6			A > 800mW & B < 10mW				
PV_IN-7			A > 800mW & B < 10mW				
UMB_IN			A > 800mW & B < 10mW				





	Configure each input channel to <i>B On.</i> Apply a 4.1 <i>V</i> , 300 <i>mA</i> source to the input under test						
Channel	Battery A Power	Battery B Power	Passing Criteria	Pass / Fail			
PV_IN-0			A < 10mW & B > 800mW				
PV_IN-1			A < 10mW & B > 800mW				
PV_IN-2			A < 10mW & B > 800mW				
PV_IN-3			A < 10mW & B > 800mW				
PV_IN-4			A < 10mW & B > 800mW				
PV_IN-5			A < 10mW & B > 800mW				
PV_IN-6			A < 10mW & B > 800mW				
PV_IN-7			A < 10mW & B > 800mW				
UMB_IN			A < 10mW & B > 800mW				

	Configure each input channel to <i>Both On.</i> Apply a 4.1 <i>V</i> , 300 <i>mA</i> source to the input under test					
Channel	Battery A Power	Battery B Power	Passing Criteria	Pass / Fail		
PV_IN-0			A > 400mW & B > 400mW			
PV_IN-1			A > 400mW & B > 400mW			
PV_IN-2			A > 400mW & B > 400mW			
PV_IN-3			A > 400mW & B > 400mW			
PV_IN-4			A > 400mW & B > 400mW			
PV_IN-5			A > 400mW & B > 400mW			
PV_IN-6			A > 400mW & B > 400mW			
PV_IN-7			A > 400mW & B > 400mW			
UMB_IN			A > 400mW & B > 400mW			

#### 3.4.3 Test Notes

When switches are configured to both on the batteries are shorted together and supply each other which trips the battery protection. A short to one battery shorts the other one.

## 3.5 Output Switching

Results: Fail

Configuration: Auden

This test evaluates the circuit described in Output Switching.

#### 3.5.1 Test Instructions

Discharge or charge the batteries to 4.1V before executing this test. Drive each output switch to the following states while applying a  $10\Omega$  resistive load:

- Both Off
- A On
- B On
- Both Off

Ensure each channel is properly routing the power.





Note: PR\_BH-[0,1] already have a  $10\varOmega$  resistive load and do not need an external load applied.

## 3.5.2 Test Data

Configure each output channel to <i>Both Off.</i> Apply a $10\Omega$ resistive load to the output under test						
Channel	Battery A Power	Battery B Power	Passing Criteria	Pass / Fail		
PV_3.3V-0			A < 10mW & B < 10mW			
PV_3.3V-1			A < 10mW & B < 10mW			
PV_3.3V-2			A < 10mW & B < 10mW			
PV_3.3V-3			A < 10mW & B < 10mW			
PR_3.3V-0			A < 10mW & B < 10mW			
PR_3.3V-1			A < 10mW & B < 10mW			
PR_3.3V-2			A < 10mW & B < 10mW			
PR_3.3V-3			A < 10mW & B < 10mW			
PR_3.3V-4			A < 10mW & B < 10mW			
PR_3.3V-5			A < 10mW & B < 10mW			
PR_3.3V-6			A < 10mW & B < 10mW			
PR_3.3V-7			A < 10mW & B < 10mW			
PR_3.3V-8			A < 10mW & B < 10mW			
PR_3.3V-9			A < 10mW & B < 10mW			
PR_3.3V-10			A < 10mW & B < 10mW			
PR_3.3V-11			A < 10mW & B < 10mW			
PR_3.3V-12			A < 10mW & B < 10mW			
PR_BATT-0			A < 10mW & B < 10mW			
PR_BATT-1			A < 10mW & B < 10mW			
PR_BATT-2			A < 10mW & B < 10mW			
PR_BATT-3			A < 10mW & B < 10mW			
PR_BATT-4			A < 10mW & B < 10mW			
PR_BATT-5			A < 10mW & B < 10mW			
PR_BATT-6			A < 10mW & B < 10mW			
PR_DEPOLY			A < 10mW & B < 10mW			
PR_BH-0			A < 10mW & B < 10mW			
PR_BH-1		_	A < 10mW & B < 10mW			

	Configure each output channel to $A$ $On$ . Apply a $10\Omega$ resistive load to the output under test					
Channel	Battery A Power	Battery B Power	Passing Criteria	Pass / Fail		
PV_3.3V-0			A > 750mW & B < 10mW			
PV_3.3V-1			A > 750mW & B < 10mW			
PV_3.3V-2			A > 750mW & B < 10mW			
PV_3.3V-3			A > 750mW & B < 10mW			
PR_3.3V-0			A > 750mW & B < 10mW			
PR_3.3V-1			A > 750mW & B < 10mW			
PR_3.3V-2			A > 750mW & B < 10mW			
PR_3.3V-3			A > 750mW & B < 10mW			





	Configure each output channel to $A$ $On$ . Apply a $10\Omega$ resistive load to the output under test					
Channel	Battery A Power	Battery B Power	Passing Criteria	Pass / Fail		
PR_3.3V-4			A > 750mW & B < 10mW			
PR_3.3V-5			A > 750mW & B < 10mW			
PR_3.3V-6			A > 750mW & B < 10mW			
PR_3.3V-7			A > 750mW & B < 10mW			
PR_3.3V-8			A > 750mW & B < 10mW			
PR_3.3V-9			A > 750mW & B < 10mW			
PR_3.3V-10			A > 750mW & B < 10mW			
PR_3.3V-11			A > 750mW & B < 10mW			
PR_3.3V-12			A > 750mW & B < 10mW			
PR_BATT-0			A > 750mW & B < 10mW			
PR_BATT-1			A > 750mW & B < 10mW			
PR_BATT-2			A > 750mW & B < 10mW			
PR_BATT-3			A > 750mW & B < 10mW			
PR_BATT-4			A > 750mW & B < 10mW			
PR_BATT-5			A > 750mW & B < 10mW			
PR_BATT-6			A > 750mW & B < 10mW			
PR_DEPOLY			A > 750mW & B < 10mW			
PR_BH-0			A > 750mW & B < 10mW			
PR_BH-1			A > 750mW & B < 10mW	-		

	Configure each output channel to B <i>On</i> .					
	Apply a $10\Omega$ resistive load to the output under test					
Channel	Battery A Power	Battery B Power	Passing Criteria	Pass / Fail		
PV_3.3V-0			A < 10mW & B > 750mW			
PV_3.3V-1			A < 10mW & B > 750mW			
PV_3.3V-2			A < 10mW & B > 750mW			
PV_3.3V-3			A < 10mW & B > 750mW			
PR_3.3V-0			A < 10mW & B > 750mW			
PR_3.3V-1			A < 10mW & B > 750mW			
PR_3.3V-2			A < 10mW & B > 750mW			
PR_3.3V-3			A < 10mW & B > 750mW			
PR_3.3V-4			A < 10mW & B > 750mW			
PR_3.3V-5			A < 10mW & B > 750mW			
PR_3.3V-6			A < 10mW & B > 750mW			
PR_3.3V-7			A < 10mW & B > 750mW			
PR_3.3V-8			A < 10mW & B > 750mW			
PR_3.3V-9			A < 10mW & B > 750mW			
PR_3.3V-10			A < 10mW & B > 750mW			
PR_3.3V-11			A < 10mW & B > 750mW	·		
PR_3.3V-12			A < 10mW & B > 750mW			
PR_BATT-0			A < 10mW & B > 750mW			
PR_BATT-1			A < 10mW & B > 750mW	·		
PR_BATT-2			A < 10mW & B > 750mW			





	Configure each output channel to B ${\it On}$ . Apply a $10\Omega$ resistive load to the output under test						
Channel	Battery A Power	Battery B Power	Passing Criteria	Pass / Fail			
PR_BATT-3			A < 10mW & B > 750mW				
PR_BATT-4			A < 10mW & B > 750mW				
PR_BATT-5			A < 10mW & B > 750mW				
PR_BATT-6			A < 10mW & B > 750mW				
PR_DEPOLY			A < 10mW & B > 750mW				
PR_BH-0			A < 10mW & B > 750mW				
PR_BH-1			A < 10mW & B > 750mW				

Configure each output channel to Both $\it On$ . Apply a $10\Omega$ resistive load to the output under test						
Channel	Battery A Power	Battery B Power	Passing Criteria	Pass / Fail		
PV_3.3V-0			A + B > 750mW			
PV_3.3V-1			A + B > 750mW			
PV_3.3V-2			A + B > 750mW			
PV_3.3V-3			A + B > 750mW			
PR_3.3V-0			A + B > 750mW			
PR_3.3V-1			A + B > 750mW			
PR_3.3V-2			A + B > 750mW			
PR_3.3V-3			A + B > 750mW			
PR_3.3V-4			A + B > 750mW			
PR_3.3V-5			A + B > 750mW			
PR_3.3V-6			A + B > 750mW			
PR_3.3V-7			A + B > 750mW			
PR_3.3V-8			A + B > 750mW			
PR_3.3V-9			A + B > 750mW			
PR_3.3V-10			A + B > 750mW			
PR_3.3V-11			A + B > 750mW			
PR_3.3V-12			A + B > 750mW			
PR_BATT-0			A + B > 750mW			
PR_BATT-1			A + B > 750mW			
PR_BATT-2			A + B > 750mW			
PR_BATT-3			A + B > 750mW			
PR_BATT-4			A + B > 750mW			
PR_BATT-5			A + B > 750mW			
PR_BATT-6			A + B > 750mW			
PR_DEPOLY			A + B > 750mW			
PR_BH-0			A + B > 750mW			
PR_BH-1			A + B > 750mW			

## 3.5.3 Test Notes

When switches are configured to both on the regulators are shorted together. A shorted load to one regulator shuts down the other one as well.





## 3.6 Battery Charging

Results: Pass

Configuration: Auden

This test evaluates the circuit described in Battery & Battery Protection.

#### 3.6.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. With the PMIC not running code, upload a blank image or assert its reset pin, and the RBF pin inserted, apply a 4.1V, 1.0A source to the umbilical input. Measure the change in voltage after 30 minutes and validate the battery is charging.

Note: Measure the voltage without the external source applied

#### 3.6.2 Test Data

Apply a 4.1V, 1.0A source to the umbilical input Measure the change in voltage after 30 <i>minutes</i>						
Battery Initial Voltage Final Voltage AV Passing Criteria					Pass / Fail	
Α	3.198 <i>V</i>	3.199 <i>V</i>	1mV	$\Delta V > 20mV$	Fail	
В	3.792 <i>V</i>	3.929 <i>V</i>	137 <i>mV</i>	$\Delta V > 20mV$	Pass	

#### 3.6.3 Test Notes

Battery A protection disabled charging because it had a short and is now fixed. The battery does charge.

#### 3.7 Battery Protection

**Results: Pass** 

This test evaluates the circuit described in Battery & Battery Protection.

#### 3.7.1 Discharge Overcurrent

#### 3.7.1.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. For each battery, apply an increasing load to VBATT until DOUT transitions low. Decrease the load until the DOUT transitions high. Measure the battery current, COUT, and DOUT. Ensure the output switches are configured to the correct battery.


Note: Connect all the power outputs together to share the overcurrent.





#### 3.7.1.2 Test Data

ΑρρΙ	Apply an increasing load to <i>PR_BATT</i> outputs until <i>DOUT</i> transitions low						
Battery	Capture battery current, <i>COUT</i> , <i>DOUT</i>	Trigger Current	Passing Criteria	Pass / Fail			
А	RIGOL STOP H 100us 200 cts   D 0 000000000ps   T t M 11sV   Vertical	5.06 <i>A</i>	3.5 <i>A</i> < <i>I</i> < 5.4 <i>A</i>	Pass			
В			3.5 <i>A</i> < <i>I</i> < 5.4 <i>A</i>				



#### 3.7.1.3 Test Notes

Recovered after last  $10\Omega$  resistor was removed. Testing battery B on next revision.

#### 3.7.2 Load Short Circuit


#### 3.7.2.1 Test Instructions


Discharge or charge the batteries to 3.7V before executing this test. For each battery, apply a short between *VBATT* and *PGND*. Remove this short. Measure the battery current, *COUT*, and *DOUT*. Ensure the output switches are configured to the correct battery.





#### 3.7.2.2 Test Data





#### 3.7.2.3 Test Notes

Recovering from a short requires the charger to be attached. Testing battery B on next revision.

#### 3.7.3 Charge Overcurrent

#### 3.7.3.1 Test Instructions


Discharge or charge the batteries to 3.7V before executing this test. For each battery, apply a 4.1V source to the power inputs with increasing current until *COUT* transitions low. Decrease the current until *COUT* transitions high. Measure the battery current, *COUT*, and *DOUT*. Ensure the output switches are configured to the correct battery.

Note: Connect all the power inputs together to share the overcurrent.





#### 3.7.3.2 Test Data



Decre	Decrease the current from the previous source until <i>COUT</i> transitions low						
Battery	Capture battery current, COUT, DOUT	Trigger Current	Passing Criteria	Pass / Fail			
Α	None, see notes	0A	I < 4A	Pass			
В			I < 4A				

#### 3.7.3.3 Test Notes

Recovers after charger is removed. Noise is due to floating node after FET is switched to high impedance. Testing battery B on next revision.

#### 3.7.4 Charge Overvoltage

#### 3.7.4.1 Test Instructions


Discharge or charge the batteries to 4.1V before executing this test. For each battery, apply a 4.1V, 100mA source to the umbilical with increasing voltage until COUT transitions low. Remove the source and apply a  $20\Omega$  resistive load until COUT transitions high. Measure the battery voltage, COUT, and DOUT. Ensure the output switches are configured to the correct battery.

Note: The overvoltage protection delay is typically 1.25s





#### 3.7.4.2 Test Data



During overvoltage protection, apply a 20 $\Omega$ resistive load until $COUT$ transitions high						
Battery	Capture battery voltage, <i>COUT</i> , <i>DOUT</i>	Trigger Voltage	Passing Criteria	Pass / Fail		
Α	None, see notes	-	4.145V < V < 4.205V	Pass		
В			4.145V < V < 4.205V			

#### 3.7.4.3 Test Notes

Disables charging for 70ms then triggers again after 1.22s. Never remains low, likely due to the narrow hysteresis and use of power supply in place of a real battery. Ripple is due to floating net once FET is switched to high impedance. Testing battery B on next revision.

#### 3.7.5 Discharge Undervoltage

#### 3.7.5.1 Test Instructions

Discharge or charge the batteries to 3.0V before executing this test. For each battery, apply a 20 $\Omega$  resistive load to VBATT until DOUT transitions low. Remove the load and apply a 4.1V, 100mA source to the umbilical input until DOUT transitions high. Measure the battery voltage, COUT, and DOUT. Ensure the output switches are configured to the correct battery.

Note: The undervoltage protection delay is typically 144ms





#### 3.7.5.2 Test Data

Apply a $20\varOmega$ resistive load to $VBATT$ until D $OUT$ transitions low						
Battery	Capture battery voltage, <i>COUT</i> , <i>DOUT</i>	Trigger Voltage	Passing Criteria	Pass / Fail		
А	RIGOL TO H 20 cms 12 Ades 10 May 12 May 13 May 14 May 15 May 15 May 15 May 16 M	2.788 <i>V</i>	2.75 <i>V &lt; V</i> < 2.85 <i>V</i>	Pass		
В			2.75 <i>V</i> < <i>V</i> < 2.85 <i>V</i>			

During undervoltage protection, apply a 4.1V, 100mA source to the umbilical input until DOUT transitions high						
Battery	Capture battery voltage, <i>COUT</i> , <i>DOUT</i>	Trigger Voltage	Passing Criteria	Pass / Fail		
Α	None, see notes	-	2.8V < V < 3.0V	Pass		
В			2.8V < V < 3.0V			

#### 3.7.5.3 Test Notes

Disables discharging for 12ms then triggers again after 138ms. Never remains low, likely due to the narrow hysteresis and use of power supply in place of a real battery. Testing battery B on next revision.

## 3.8 3.3 V Regulator

**Results: Pass** 

Configuration: Auden

This test evaluates the circuit described in 3.3V Regulation. More information on measuring noise/ripple as well as using an oscilloscope can be found on the Power Team page of the Wiki under Tutorials and Resources

#### 3.8.1 Output Voltage

#### 3.8.1.1 Test Instructions

Discharge or charge the batteries to 4.1*V* before executing this test. With the RBF pin removed, measure the voltage of each 3.3*V* regulator under no load and under a 1.5*A* resistive load. Ensure the output switches are configured to the correct regulator.

Note: Measure the DC component with f < 0.1Hz





3.8.1.2 Test Data

Measure the voltage of each 3.3V regulator under no load and under a 1.5 <i>A</i> resistive load						
Regulator	No Load Voltage	Passing Criteria	Pass / Fail			
Α	3.335V	3.231V	3.135V < V < 3.465V	Pass		
В	3.295 <i>V</i>	3.202 <i>V</i>	3.135V < V < 3.465V	Pass		


#### 3.8.2 Output Ripple

#### 3.8.2.1 Test Instructions


Discharge or charge the batteries to 4.1V before executing this test. With the RBF pin removed, measure the ripple of each 3.3V regulator whilst under a 1.5A resistive load.

Note: Measure the RMS value of the AC component with 0.1 Hz < f < 100 Hz

3.8.2.2 Test Data







#### 3.8.2.3 Test Notes

Used MATLAB to filter the data, see results folder for script and data.


#### 3.8.3 Output Noise

#### 3.8.3.1 Test Instructions

Discharge or charge the batteries to 4.1V before executing this test. With the RBF pin removed, measure the noise of each 3.3V regulator whilst under a 1.5A resistive load. Measure at the test point; if the noise is too excessive, measure across the output capacitor.


Note: Measure the RMS value of the AC component with 100Hz < f

3.8.3.2 Test Data









## 3.8.4 Output Efficiency

#### 3.8.4.1 Test Instructions

Measure the efficiency of 3.3V regulator A whilst under a 10mA to 2.5A resistive loads and with 3.0V to 4.1V input voltage.

Note:  $Efficiency = \frac{P_{out}}{P_{in}}$ , measure the power across the input and output current shunt resistors.

#### 3.8.4.2 Test Data

Measure the efficiency of 3.3V regulator A whilst under a $10mA$ resistive load and							
	3.0V to 4.1V input voltage.						
Input Voltage	Power In	Power Out	Efficiency	Passing Criteria	Pass / Fail		
3.0V	32.1mW	31.9mW	99.5%	Efficiency > 50%	Pass		
3.3V	40.3mW	38.1 <i>mW</i>	94.6%	Efficiency > 50%	Pass		
3.7V	41.7mW	36.7mW	88.0%	Efficiency > 50%	Pass		
4.1V	41.4mW	37.7mW	91.1%	Efficiency > 50%	Pass		

Measure the efficiency of 3.3V regulator A whilst under a 100mA resistive load and							
	3.0V to 4.1V input voltage.						
Input Voltage	Input Voltage   Power In   Power Out   Efficiency   Passing Criteria   Pass / Fail						
3.0V	318mW	312 <i>mW</i>	98.1%	Efficiency > 70%	Pass		
3.3V	381 <i>mW</i>	368mW	96.5%	Efficiency > 70%	Pass		
3.7V	396mW	373mW	94.3%	Efficiency > 70%	Pass		
4.1V	399mW	372mW	93.1%	Efficiency > 70%	Pass		

Measure the efficiency of 3.3V regulator A whilst under a 300mA resistive load and							
	3.0V to 4.1V input voltage.						
Input Voltage	Power In	Power Out	Efficiency	Passing Criteria	Pass / Fail		
3.0V	927mW	898mW	96.8%	Efficiency > 90%	Pass		
3.3V	1.14W	1.10 <i>W</i>	96.2%	Efficiency > 90%	Pass		
3.7V	1.17 <i>W</i>	1.09W	94.3%	Efficiency > 90%	Pass		





Measure the efficiency of 3.3V regulator A whilst under a 300mA resistive load and						
3.0V to 4.1V input voltage.						
Input Voltage   Power In   Power Out   Efficiency   Passing Criteria   Pass /		Pass / Fail				
4.1V	1.18 <i>W</i>	1.10W	93.4%	Efficiency > 90%	Pass	

Measure the efficiency of 3.3V regulator A whilst under a 600mA resistive load and							
3.0V to 4.1V input voltage.							
Input Voltage	Input Voltage   Power In   Power Out   Efficiency   Passing Criteria   Pass / Fail						
3.0V	1.89 <i>W</i>	1.83 <i>W</i>	96.4%	Efficiency > 85%	Pass		
3.3V	2.21 <i>W</i>	2.12 <i>W</i>	96.1%	Efficiency > 85%	Pass		
3.7V	2.31 <i>W</i>	2.16W	93.7%	Efficiency > 85%	Pass		
4.1V	2.34 <i>W</i>	2.18 <i>W</i>	92.9%	Efficiency > 85%	Pass		

Measure the efficiency of 3.3V regulator A whilst under a 1.0A resistive load and							
	3.0V to 4.1V input voltage.						
Input Voltage	Input Voltage   Power In   Power Out   Efficiency   Passing Criteria   Pass / Fail						
3.0V	2.70W	2.58 <i>W</i>	95.8%	Efficiency > 80%	Pass		
3.3V	3.35 <i>W</i>	3.19W	95.2%	Efficiency > 80%	Pass		
3.7V	3.43 <i>W</i>	3.19W	93.0%	Efficiency > 80%	Pass		
4.1V	3.49W	3.23 <i>W</i>	92.7%	Efficiency > 80%	Pass		

Measure the efficiency of 3.3V regulator A whilst under a 1.5A resistive load and							
3.0V to 4.1V input voltage.							
Input Voltage	Input Voltage   Power In   Power Out   Éfficiency   Passing Criteria   Pass / Fail						
3.0V	4.13 <i>W</i>	3.91 <i>W</i>	94.6%	Efficiency > 75%	Pass		
3.3V	5.07 <i>W</i>	4.77 <i>W</i>	94.0%	Efficiency > 75%	Pass		
3.7V	5.47 <i>W</i>	5.08 <i>W</i>	92.8%	Efficiency > 75%	Pass		
4.1V	5.57 <i>W</i>	5.12 <i>W</i>	91.9%	Efficiency > 75%	Pass		


Measure the efficiency of 3.3V regulator A whilst under a 2.5A resistive load and							
3.0V to 4.1V input voltage.							
Input Voltage	Input Voltage   Power In   Power Out   Efficiency   Passing Criteria   Pass / Fail						
3.0V	6.23 <i>W</i>	5.74 <i>W</i>	92.2%	Efficiency > 70%	Pass		
3.3V	8.08W	7.46W	92.4%	Efficiency > 70%	Pass		
3.7V	8.88 <i>W</i>	8.10 <i>W</i>	91.2%	Efficiency > 70%	Pass		
4.1V	9.09W	8.13 <i>W</i>	89.5%	Efficiency > 70%	Pass		

#### 3.8.4.3 Efficiency Plot

Create a plot of current versus efficiency with each input voltage.







#### 3.8.5 Current Limit

#### 3.8.5.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. For each regulator, apply an increasing load to 3.3V until the current no longer increases. Measure voltage and current of the rail. Ensure the output switches are configured to the correct battery.

Note: Connect all the power outputs together to share the overcurrent. The load will likely be increased by adding more resistors in parallel or decrease the load resistance. Be sure to not exceed 1A per channel.

3.8.5.2 Test Data

Apply o	Apply an increasing load to 3.3V outputs until the current no longer increases					
3.3V	Max Current	Passing Criteria	Pass / Fail			
Α	4.56 <i>A</i>	4.5A < I < 6A	Pass			
В	4.51 <i>A</i>	4.5A < I < 6A	Pass			

## 3.9 Load Response - Battery

**Results: Pass** 





### Configuration: Auden

This test evaluates the circuit described in Output Switching and Battery & Battery Protection.

#### 3.9.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. Apply the following loads to both *VBATT* rails:

- No load to 1A resistive load
- 1A resistive load to no load
- No load to  $10\mu F$  MLCC<sup>40</sup>
- 1A resistive load adding 10µF MLCC

Capture the voltage of the rail under test. Validate the EPS does not misoperate in any way. Ensure the output switches are configured to the correct battery.

#### 3.9.2 Test Data


To each <i>VBATT</i> rail, apply no load to 1 <i>A</i> resistive load						
VBATT	Capture voltage of the rail	Passing Criteria	Pass / Fail			
А	RIGOL STOP H 500s 1000 stop 1000 sto	No misoperation	Pass			
В	RIGOL STOP H 5000 1 0000 0000 1 0000 T t 1 366V Horizontal Penod Freq Source CH1 Slope Sign Fall Time Width Fig. Vidth Fi	No misoperation	Pass			

<sup>&</sup>lt;sup>40</sup> Multilayer Ceramic Capacitor, CIS PN 13-106A

















# 3.9.3 Test Notes

Load applied to the corresponding regulator's input capacitor. VBATT measured at the switching FET between the battery. This test is passed as there was no misoperation but investigation should be performed to reduce the effect of the  $10\mu F$  MLCC load response.





# 3.10 Load Response - 3.3 V Regulator

**Results: Pass** 

Configuration: Auden

This test evaluates the circuit described in Output Switching and 3.3V Regulation.

# 3.10.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. Apply the following loads to both 3.3V rails:

- No load to 1A resistive load
- 1A resistive load to no load
- No load to 10µF MLCC
- 1A resistive load adding 10μF MLCC
- No load to short circuit
- Short circuit to no load
- 1A resistive load to short circuit
- Short circuit to 1A resistive load
- Short circuit continuous

Capture the voltage, and current of the rail under test and the voltage of the sourcing *VBATT* rail. Validate the EPS does not misoperate in any way. Ensure the output switches are configured to the correct battery.


# 3.10.2 Test Data

	To each 3.3V rail, apply no load to 1A resistive load					
3.3V	Capture voltage and current of the rail and the voltage of the sourcing <i>VBATT</i> rail	Passing Criteria	Pass / Fail			
А		No misoperation				
В	RIGOL STOP H 5 00us Sounces D 20 00000000us F t 0 3.24 V Horizontal Freq Feriod Fire Freq Sweep Single Setting Width Freq Width Freq Sweep Single Setting	No misoperation	Pass			

	To each 3.3V rail, apply 1A resistive load to no load				
3.3V	Capture voltage and current of the rail and the	Passing	Pass /		
0.00	voltage of the sourcing <i>VBATT</i> rail	Criteria	Fail		
٨		No			
"		misoperation			








	To each <i>3.3V</i> rail, apply no load to 10μF MLCC					
3.3V	Capture voltage and current of the rail and the voltage of the sourcing <i>VBATT</i> rail	Passing Criteria	Pass / Fail			
А		No misoperation				
В	RIGOL  H 10 ous Southeast  Feld  Freq  Fire  Fir	No misoperation	Pass			

	To each 3.3V rail, apply 1A resistive load and add 10μF MLCC						
3.3V	Capture voltage and current of the rail and the	Passing	Pass /				
0.07	voltage of the sourcing <i>VBATT</i> rail	Criteria	Fail				
А		No					
		misoperation					
В	RIGOL WAT H 5.00us Solvetes D 15.0000000us T Type Horizontal Period Freq Solvete Solvete CH1 Slope Talise Time Sweep Normal Setting Width Width  L Width Solvete Solve	No misoperation	Pass				








	To each 3.31/rail, apply short circuit to no load						
3.3V	Capture voltage and current of the rail and the voltage of the sourcing <i>VBATT</i> rail	Passing Criteria	Pass / Fail				
А		No misoperation					
В	RIGOL WAIT H 50 0us 500Mests  Period  Period  Freq  Files Time  Width  Width  Vidin  V	No misoperation	Pass				

	To each 3.31/rail, apply 1A resistive load to short circuit					
3.3V	3.3V Capture voltage and current of the rail and the Passing Pass A voltage of the sourcing VBATT rail Criteria Fail					
A		No misoperation				







	To each 3.3V rail, apply short circuit to 1A resistive load					
3.3V	Capture voltage and current of the rail and the voltage of the sourcing <i>VBATT</i> rail	Passing Criteria	Pass / Fail			
А		No misoperation				
В	RIGOL WAIT H 50 Ous Stothese D 100.0000000 F & 11.23V  Horizontal Period  Freq  Fig. 1.23V  Type  Edge  Source  CH1  Slope  Fig. 1.23V  Type  Edge  Normal  Sweep  Normal  Setting	No misoperation	Pass			

	To each <i>3.3V</i> rail, apply short circuit continu	ious lood	
3.3V	Capture voltage and current of the rail and the voltage of the sourcing <i>VBATT</i> rail	Passing Criteria	Pass / Fail
А		No misoperation	
В	RIGOL WAIT H 10 ous 5000cate D 20 000000000 T T 10 270 V Horizontal Period Freq Fig. 270 V  Source CH1 Slope The Sweep Normal Setting Width  W	No misoperation	Pass





# 3.10.3 Test Notes

Battery A protection was not functioning properly due to a short so its regulator could not be tested. Testing on next revision.

# 3.11 I<sup>2</sup>C Bus

**Results: Pass** 

Configuration: Auden

This test evaluates the circuit described in I<sup>2</sup>C Bus.

### 3.11.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. At the test points of the *I2C* bus and *BUS\_I2C* bus, validate the following timing parameters, see Test Data table for the valid range for each parameter. Refer to Figure 1 for a definition of the timing parameters.

- V<sub>H</sub> Logic high level
- V<sub>L</sub> Logic low level
- f<sub>SDA</sub> Clock frequency
- t<sub>HD(SDA)</sub> Hold time for (repeated) start condition
- t<sub>LOW</sub> Low period of SCL
- t<sub>HIGH</sub> High period of *SCL*
- ullet  $t_{SU(STA)}$  Setup time for a repeated start condition
- t<sub>HD(SDA)</sub> Data hold time
- t<sub>SU(SDA)</sub> Data setup time
- t<sub>r</sub> Rise time for *SDA*
- t<sub>f</sub> Fall time for *SDA*
- t<sub>SU(STO)</sub> Setup time for stop condition
- ullet Bus free time between a second start condition




Figure 1: Definition of timing parameters for Fast mode on the I<sup>2</sup>C bus

Note: The PMIC should generate random I2C traffic on both buses. A slave device might need to be added to *BUS\_I2C* to execute this test.





# 3.11.2 Test Data

At the	At the test points of the <i>I2C</i> bus, validate the following timing parameters					
Symbol	Capture the <i>SDA</i> and <i>SCL</i> lines	Value	Passing Criteria	Pass / Fail		
$V_{H}$			V > 2.45V			
$V_{L}$			<i>V</i> < 990 <i>mV</i>			
$f_{SDA}$			f < 400kHz			
t <sub>HD(SDA)</sub>			t > 600ns			
$t_{LOW}$			$t > 1.3 \mu s$			
t <sub>HIGH</sub>			t > 600ns			
t <sub>SU(STA)</sub>			t > 600ns			
t <sub>HD(SDA)</sub>			0 < t < 900 ns			
t <sub>SU(SDA)</sub>			t > 600ns			
t <sub>r</sub>			30ns < t < 300ns			
t <sub>f</sub>			30ns < t < 300ns			
t <sub>SU(STO)</sub>			t > 600ns			
t <sub>BUF</sub>			$t > 1.3 \mu s$			

At the te	At the test points of the BUS_12C bus, validate the following timing parameters					
Symbol	Capture the <i>SDA</i> and <i>SCL</i> lines	Value	Passing Criteria	Pass / Fail		
V <sub>H</sub>			V > 2.45V			
$V_L$			V < 990mV			
$f_{SDA}$			f < 400kHz			
t <sub>HD(SDA)</sub>			t > 600ns			
t <sub>LOW</sub>			$t > 1.3 \mu s$			
t <sub>HIGH</sub>			t > 600ns			
t <sub>SU(STA)</sub>			t > 600ns			
t <sub>HD(SDA)</sub>			0 < t < 900ns			
t <sub>SU(SDA)</sub>			t > 600ns			
t <sub>r</sub>			30ns < t < 300ns			
t <sub>f</sub>			30ns < t < 300ns			
t <sub>SU(STO)</sub>			t > 600ns			
t <sub>BUF</sub>			$t > 1.3 \mu s$			

# 3.11.3 Test Notes

This was tested but the data was lost. It does work and has successfully been used to communicate with the ADCs.

# 3.12 Current Monitoring

Results: Fail

Configuration: Auden

This test evaluates the circuit described in Current Monitoring.





# 3.12.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. Apply a 10mA to 1.0A resistive load to a PR\_BATT-0. Compare the current measured by the EPS and a DMM.

Note: 
$$Error = \frac{|I_{EPS} - I_{DMM}|}{I_{DMM}}$$

# 3.12.2 Test Data

Αρρί	Apply a 10mA to 1.0A resistive load to a single output channel. Compare the current measured by the EPS and a DMM					
Load	Dossino					
10mA				<i>Error</i> < 1.0%		
25mA				<i>Error</i> < 1.0%		
50 <i>mA</i>				<i>Error</i> < 1.0%		
100mA				<i>Error</i> < 1.0%		
250mA				<i>Error</i> < 1.0%		
500mA				<i>Error</i> < 1.0%		
1.0 <i>A</i>				<i>Error</i> < 1.0%		

# 3.12.3 Test Notes

Internal ESD diodes short the inputs and cause damage to the ADC. An implementation with series input resistors will be evaluated for the next revision.

# 3.13 Voltage Monitoring

Results: Pass / Fail Configuration: Auden

This test evaluates the circuit described in Voltage Monitoring.

# 3.13.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. Compare the voltage measured by the EPS and a DMM on the following signals:

- UMB\_IN
- VBATT-A
- 3.3V-A

Note:  $Error = \frac{|V_{EPS} - V_{DMM}|}{V_{DMM}}$ 

# 3.13.2 Test Data

	Compare the voltage measured by the EPS and a DMM							
Signal	Signal EPS Voltage DMM Voltage Error Passing Pass / Criteria Fail							
UMB_IN	<i>UMB_IN Error</i> < 1.0%							
<i>VBATT-A</i>	<i>VBATT-A Error</i> < 1.0%							
3.3V-A				<i>Error</i> < 1.0%				





# 3.13.3 Test Notes

Did not run, see 3.12 Test Notes.

# 3.14 Temperature Monitoring

Results: Pass / Fail Configuration: Auden

This test evaluates the circuit described in Temperature Monitoring.

# 3.14.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. Compare the temperature measured by the EPS and a thermometer on the following temperature sensors:

- Battery A
- PMIC
- +X+Y

Note:  $Error = |T_{EPS} - T_{THERMOMETER}|$ 

#### 3.14.2 Test Data

Compare the temperature measured by the EPS and a thermometer					
Sensor	EPS	Thermometer	Error	Passing	Pass /
3611301	Temperature	Temperature	LITOI	Criteria	Fail
Battery A				$Error < 2^{\circ}C$	
PMIC				Error < 2°C	
+X+Y				Error < 2°C	

#### 3.14.3 Test Notes

Did not run, see 3.12 Test Notes.

# 3.15 Analog Voltage Reference

Results: Pass

Configuration: Auden

# 3.15.1 This test evaluates the circuit described in SPI Bus

The PMIC has one SPI bus (page 9) to communicate with three ADCs. These ADCs have a high bit count for resolution when measuring critical nodes including power chain currents and power chain voltages. Each ADC has its own select pin.

Analog Voltage Reference and Supply. More information on measuring noise/ripple as well as using an oscilloscope can be found on the Power Team page of the Wiki under Tutorials and Resources





# 3.15.2 VREF Voltage

# 3.15.2.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. With the RBF pin removed, measure the voltage of *VREF*.

Note: Measure the DC component with f < 0.1Hz

#### 3.15.2.2 Test Data

Measure the voltage of <i>VREF</i>			
Voltage	Passing Criteria	Pass / Fail	
1.7996 <i>V</i>	1.7982V < V < 1.8018V	Pass	

# 3.15.3 VREF Ripple

### 3.15.3.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. With the RBF pin removed, measure the ripple of *VREF*.

Note: Measure the RMS value of the AC component with 0.1Hz < f < 100Hz

#### 3.15.3.2 Test Data

Measure the voltage ripple of <i>VREF</i>				
Capture the ripple	Voltage	Passing Criteria	Pass / Fail	
Value is less than noise floor	$V < 100 \mu V$	$\left V_{ripple}\right  < 180 \mu V$	Pass	

#### 3.15.3.3 Test Notes

DMM on AC voltage mode measured 0.0000mV

# 3.15.4 VREF Noise

#### 3.15.4.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. With the RBF pin removed, measure the noise of *VREF*.

Note: Measure the RMS value of the AC component with 100Hz < f

#### 3.15.4.2 Test Data

Measure the voltage noise of <i>VREF</i>				
Capture the noise	Voltage	Passing Criteria	Pass / Fail	
Value is less than noise floor	$V < 100 \mu V$	$ V_{noise}  < 90 \mu V$	Pass	

#### 3.15.4.3 Test Notes

DMM on AC voltage mode measured 0.0000mV





# 3.16 PMIC Programming

**Results: Pass** 

Configuration: Auden

This test evaluates the circuit described in Programming Connections.

# 3.16.1 Test Instructions

Discharge or charge the batteries to 3.7V before executing this test. Connect a SWD programmer to the SWD header and upload an image, validate the PMIC is properly programmed. Connect a JTAG programmer to the backplane and upload an image, validate the PMIC is properly programmed.

Note: Follow the programming instructions on the wiki.

#### 3.16.2 Test Data

Program the PMIC via SWD and JTAG, validate the PMIC is properly				
programmed				
Programmer	Passing Criteria	Pass / Fail		
SWD	PMIC properly programmed	Pass		
JTAG	PMIC properly programmed			

### 3.16.3 Test Notes

Requires a 32kHz clock and a 8MHz clock to be connected for the program to boot. Did not have a JTAG programmer to test JTAG programming.



