This document explains the function of the Backplane, its schematic level design, and its board level design

Backplane

Backplane Design

Revision: 3.1.1

Bradley Davis, Hendrik Melse



Table of Contents

1	Introduction	1
	1.1 Function	2
	1.2 Requirements	
2	Detailed Description	
_	·	
	2.1 Functional Block Diagram	
	2.1.1 Card Slots	
	2.1.2 Separation Switch	3
	2.2 Schematic	3
	2.2.1 Isolated Grounds	3
	2.2.2 Separation Switching	3
	2.2.3 Card Connectors	3
	2.2.4 Mechanical Features	5
	2.3 Board	5
	2.3.1 Layout Constraints	5
3	Testing	5
	3.1 Separation Switching	6
	3.1.1 Test Instructions	е
	3.1.2 Test Data	6
	3.2 Continuity	6
	3.2.1 Test Instructions	7
	3.2.2 Test Data	7
	3.3 Isolation	8
	3.3.1 Test Instructions	8
	3 3 7 Test Data	ç

1 Introduction

This document explains how the Backplane will fulfil the following





Functions and Requirements. This document refers to the Backplane version 3.1.0.

1.1 Function

The Backplane connects all the subsystems of the satellite together via a parallel bus and interchangeable cards.

1.2 Requirements

The system requirements and EPS design requirements can be found on GitHub.





2 Detailed Description

This section references the Backplane <u>schematic</u>. Page numbers will be listed and may have coordinates listed (number and letter combination found around the frame).

2.1 Functional Block Diagram

The block diagram can be found on the first page of the schematic.

2.1.1 Card Slots

The Backplane has eight slots connected in parallel. Each slot is electrically identical. Any card is compatible with every slot.

2.1.2 Separation Switch

The separation switch connects via a connector to the Backplane.

2.2 Schematic

2.2.1 Isolated Grounds

On page 2 of the schematic (D1), are the two isolated grounds found on the Backplane. Power ground (PGND) is directly connected to the card. The other grounds are shorted to PGND using a 0Ω resistor rated up to 2A, the expected current is less than 50mA each. Chassis ground (CHASSIS[1:2]) is connected to the conductive Mechanical Features including bolt holes.

2.2.2 Separation Switching

There are two identical connectors to connect to the separation switches. The CubeSat requirements specify at least one separation switch, either or both connectors can be used. The switch is normal open and shorts to PGND when depressed.

2.2.3 Card Connectors

Each card connector is a PCIe socket with 98 pins. See Table 1 for the pin allocation. Each power rail has two pins in parallel which allows loads rated up to 1A. Each I2C and SPI data signal has two pins in parallel which increases redundancy¹.

Table 1: Connector Pinout

Pins	Pin Name	Description	
A1, B1	PR_3.3V-0	Power Rail 3.3V - Channel 0	
A2, B2	PR_3.3V-1	Power Rail 3.3V - Channel 1	
A3, B3	PR_3.3V-2	Power Rail 3.3V - Channel 2	
A4, B4	PR_3.3V-3	Power Rail 3.3V - Channel 3	
A5, B5	PR_3.3V-4	Power Rail 3.3V - Channel 4	
A6, B6 PR_3.3V-5 Power Rail 3.3V - Channel 5		Power Rail 3.3V - Channel 5	

Pins	Pin Name	Description
------	----------	-------------

¹ REQ-009







A7, B7 PR_3.3V-6 Power Rail 3.3V - Channel 6 A8, B8 PR_3.3V-7 Power Rail 3.3V - Channel 7 A9, B9 PR_3.3V-8 Power Rail 3.3V - Channel 8 A10, B10 PR_3.3V-9 Power Rail 3.3V - Channel 9 A11, B11 PR_3.3V-10 Power Rail 3.3V - Channel 10 A12, B12 PR_3.3V-11 Power Rail 3.3V - Channel 11 A13, B13 PR_3.3V-12 Power Rail Vbatt - Channel 12 A14, B14 PR_BATT-0 Power Rail Vbatt - Channel 0 A15, B15 PR_BATT-1 Power Rail Vbatt - Channel 1 A16, B16 PR_BATT-2 Power Rail Vbatt - Channel 2 A17, B17 PR_BATT-3 Power Rail Vbatt - Channel 3 A18, B18 PR_BATT-4 Power Rail Vbatt - Channel 5 Power Rail Vbatt - Channel 5 Power Rail Vbatt - Channel 5		
A9, B9 PR_3.3V-8 Power Rail 3.3V - Channel 8 A10, B10 PR_3.3V-9 Power Rail 3.3V - Channel 9 A11, B11 PR_3.3V-10 Power Rail 3.3V - Channel 10 A12, B12 PR_3.3V-11 Power Rail 3.3V - Channel 11 A13, B13 PR_3.3V-12 Power Rail 3.3V - Channel 12 A14, B14 PR_BATT-0 Power Rail Vbatt - Channel 0 A15, B15 PR_BATT-1 Power Rail Vbatt - Channel 1 A16, B16 PR_BATT-2 Power Rail Vbatt - Channel 2 A17, B17 PR_BATT-3 Power Rail Vbatt - Channel 3 A18, B18 PR_BATT-4 Power Rail Vbatt - Channel 4		
A10, B10 PR_3.3V-9 Power Rail 3.3V - Channel 9 A11, B11 PR_3.3V-10 Power Rail 3.3V - Channel 10 A12, B12 PR_3.3V-11 Power Rail 3.3V - Channel 11 A13, B13 PR_3.3V-12 Power Rail 3.3V - Channel 12 A14, B14 PR_BATT-0 Power Rail Vbatt - Channel 0 A15, B15 PR_BATT-1 Power Rail Vbatt - Channel 1 A16, B16 PR_BATT-2 Power Rail Vbatt - Channel 2 A17, B17 PR_BATT-3 Power Rail Vbatt - Channel 3 A18, B18 PR_BATT-4 Power Rail Vbatt - Channel 4		
A11, B11 PR_3.3V-10 Power Rail 3.3V - Channel 10 A12, B12 PR_3.3V-11 Power Rail 3.3V - Channel 11 A13, B13 PR_3.3V-12 Power Rail 3.3V - Channel 12 A14, B14 PR_BATT-0 Power Rail Vbatt - Channel 0 A15, B15 PR_BATT-1 Power Rail Vbatt - Channel 1 A16, B16 PR_BATT-2 Power Rail Vbatt - Channel 2 A17, B17 PR_BATT-3 Power Rail Vbatt - Channel 3 A18, B18 PR_BATT-4 Power Rail Vbatt - Channel 4		
A12, B12 PR_3.3V-11 Power Rail 3.3V - Channel 11 A13, B13 PR_3.3V-12 Power Rail 3.3V - Channel 12 A14, B14 PR_BATT-0 Power Rail Vbatt - Channel 0 A15, B15 PR_BATT-1 Power Rail Vbatt - Channel 1 A16, B16 PR_BATT-2 Power Rail Vbatt - Channel 2 A17, B17 PR_BATT-3 Power Rail Vbatt - Channel 3 A18, B18 PR_BATT-4 Power Rail Vbatt - Channel 4		
A13, B13		
A14, B14 PR_BATT-0 Power Rail Vbatt - Channel 0 A15, B15 PR_BATT-1 Power Rail Vbatt - Channel 1 A16, B16 PR_BATT-2 Power Rail Vbatt - Channel 2 A17, B17 PR_BATT-3 Power Rail Vbatt - Channel 3 A18, B18 PR_BATT-4 Power Rail Vbatt - Channel 4		
A15, B15 PR_BATT-1 Power Rail Vbatt - Channel 1 A16, B16 PR_BATT-2 Power Rail Vbatt - Channel 2 A17, B17 PR_BATT-3 Power Rail Vbatt - Channel 3 A18, B18 PR_BATT-4 Power Rail Vbatt - Channel 4		
A16, B16 PR_BATT-2 Power Rail Vbatt - Channel 2 A17, B17 PR_BATT-3 Power Rail Vbatt - Channel 3 A18, B18 PR_BATT-4 Power Rail Vbatt - Channel 4		
A17, B17 PR_BATT-3 Power Rail Vbatt - Channel 3 A18, B18 PR_BATT-4 Power Rail Vbatt - Channel 4		
A18, B18 PR_BATT-4 Power Rail Vbatt - Channel 4		
A19, B19 PR BATT-5 Power Rail Whatt - Channel 5		
. 127, 225 Till State Charmers		
A20, B20 PR_BATT-6 Power Rail Vbatt - Channel 6		
A21-23 PGND Global ground potential.		
B21-29 Global ground potential.		
A40, B40 PWR_CTRL_SW Disconnects battery (active low), driven by deployment swing RBF pin	itch OR	
A43, B43 BUS_I2CO_SDA I3C interfered for hidirectional data such and a graph high re-	a ui a ui tu	
1 A44 B44 BUS 17(1) S(1 1	I2C interfaces for bidirectional data exchange among high priority devices	
A45, B45 BUS_I2CO_IRQ devices		
A30, B30 BUS_I2C1_SDA I36 interfered for hidirectional data surhance arrang laws	ui a uitu	
A31, B31 BUS_I2C1_SCL devices large among low p	ing low priority	
A32, B32 BUS_I2C1_IRQ devices		
A37, B37 BUS_SPI_SCK		
A38, B38 BUS_SPI_MISO SPI interface to subsystem or direct access to remote serial	l device	
A39, B39 BUS_SPI_MOSI		
A42, B42 CTRL_SYNC Global synchronization signal, driven by IHU		
A33, B33 COM_SPI_SCK Serial interface for dedicated communication with the Com	nms	
A34, B34 COM_SPI_MISO Serial interface for dedicated communication with the Com	nms	
A35, B35 COM_SPI_MOSI Shared JTAG interface for subsystem software update via II	FJR. Max 1	
A36, B36 COM_SPI_CS device at a time, normally high impedance		
A46 BUS_JTAG_TCK		
A47 BUS_JTAG_TDI Shared JTAG interface for subsystem software update via II	FJR. Max 1	
A48 BUS_JTAG_TDO device at a time, normally high impedance		
A49 BUS_JTAG_TMS		
B46 BUS_JTAG_EN-0 JTAG_SEL_COMMS		
B47 BUS_JTAG_EN-1 JTAG_SEL_PMIC		
B48 BUS_JTAG_EN-2		
B49 BUS_JTAG_EN-3		
A24 GPIO-0 SPI_EN_CAM0		
A25 GPIO-1 SPI_EN_CAM1		
A26 GPIO-2 SPI_EN_CAM2 (Germination Chamber Camera)		



A27	GPIO-3	PWM_LIGHTING (Germination Chamber Lighting)	
A28	GPIO-4	PWM_HEATER (Germination Chamber Heater)	
A29	GPIO-5		
Pins	Pin Name	Description	
A41	GPIO-6		
B41	GPIO-7		

2.2.4 Mechanical Features

The Backplane mounts to the Structure using two bolts (page 5, D1) and the top and bottom edges. Each of the holes have a capacitor and resistor connecting to power ground which will absorb transients.

2.3 Board

The board shall be double layered with 2 oz copper and ENIG finish. The board shall be 1mm thick.

2.3.1 Layout Constraints

Unless specified in the following subsections, all signals shall use the default minimum parameters below. Signals in the following subsections do not include their sense signals unless specified. Trace width can be broken if a trace needs to bottleneck down to a pin, the bottleneck shall be minimized.

Trace width: 0.16mm

Vias: $\emptyset 0.3mm$, unlimited count

Separation: 0.16mm Length: unlimited

Devices with specific placement and routing considerations are called out on the schematic, see "CAD Note:"

2.3.1.1 Power Channels – PR 3.3V-[0:12], PR BATT-[0:6]

Trace width: 0.5mm

2.3.1.2 Power Ground – PGND

Trace width: 3.0mm

2.3.1.3 Data Lines

Length: Each node shall be length matched $\pm 10.0mm$

Stubs: < 10.0*mm*

3 Testing

All tests shall be performed at room temperature and not under vacuum unless otherwise specified. If any modifications are performed, take note. Include enough information to understand circuit behavior and for others to replicate the results. Include any software written to execute the test





and link it in the test notes section. Save all software, waveforms, etc. in a subfolder of the board's test folder for each test².

- Waveforms shall be captured whenever appropriate
- Have the event take fill the screen (for fast events, zoom in; for slow events, zoom out)
- Label each channel accurately
- Only have bandwidth limiting if necessary for the test (this applies to the oscilloscope and probe settings)
- If ringing or overshoot occurs, use a ground spring or differential probe

Results location: https://github.com/CougsInSpace/CougSat1Hardware/tree/master/CougSat1-Backplane/Testing/Backplane.3.0

Common test instructions can be found on the wiki.

3.1 Separation Switching

Results: Pass

Test Configuration: Howard

This test evaluates the circuit described in Separation Switching.

3.1.1 Test Instructions

Connect the separation switch to each connector. Measure the resistance between PWR_CTRL_SW and PGND in all switch states.

3.1.2 Test Data

Measure the resistance between PWR_CTRL_SW and PGND in both switch states.				
Switch State		Dosistanco	Dassing Critoria	Pass / Fail
J5	J6	Resistance Passing Criteria Pass /		PdSS / FdII
Released	Released	$> 100 M\Omega$	Resistance > $10M\Omega$	Pass
Released	Depressed	$\Omega 8.0$	Resistance < 10Ω	Pass
Depressed Released		Ω8.0	Resistance < 10Ω	Pass
Depressed Depressed		0.6Ω	Resistance < 10Ω	Pass

3.2 Continuity

Results: Pass

Test Configuration: Howard

This test evaluates the circuit described in Card Connectors.

² For test 3.1, place files in the subfolder "3.1" and so on





3.2.1 Test Instructions

Measure the resistance of each power channel and the power ground from Slot 0 to Slot 4 (from bottom to top slot). Measure on the card, at the connector.

3.2.2 Test Data

Measure the resistance be	tween each power chann	el and the power ground from	Slot 0 to Slot 7.
Power Channel	Resistance	Passing Criteria	Pass / Fail
PGND			Pass
PR_3.3V-0	$20m\Omega$	Resistance < $100m\Omega$	Pass
PR_3.3V-1	$25m\Omega$	Resistance < $100m\Omega$	Pass
PR_3.3V-2	$28m\Omega$	Resistance < $100m\Omega$	Pass
PR_3.3V-3	$20m\Omega$	Resistance < $100m\Omega$	Pass
PR_3.3V-4	$32m\Omega$	Resistance < $100m\Omega$	Pass
PR_3.3V-5	$19.5m\Omega$	Resistance < $100m\Omega$	Pass
PR_3.3V-6	$23.5m\Omega$	Resistance < $100m\Omega$	Pass
PR_3.3V-7	$26.7m\Omega$	Resistance < $100m\Omega$	Pass
PR_3.3V-8	$29m\Omega$	Resistance < $100m\Omega$	Pass
PR_3.3V-9	$26m\Omega$	Resistance < $100m\Omega$	Pass
PR_3.3V-10	$30m\Omega$	Resistance < $100m\Omega$	Pass
PR_3.3V-11	$42m\Omega$	Resistance < $100m\Omega$	Pass
PR_3.3V-12	$36m\Omega$	Resistance < $100m\Omega$	Pass
PR_BATT-0	$42m\Omega$	Resistance < $100m\Omega$	Pass
PR_BATT-1	$32m\Omega$	Resistance < $100m\Omega$	Pass
PR_BATT-2	$32m\Omega$	Resistance < $100m\Omega$	Pass
PR_BATT-3	38mΩ	Resistance < $100m\Omega$	Pass
PR_BATT-4	$16.5m\Omega$	Resistance < $100m\Omega$	Pass
PR_BATT-5	$32m\Omega$	Resistance < $100m\Omega$	Pass
PR_BATT-6	$30m\Omega$	Resistance < $100m\Omega$	Pass
PWR_CTRL_SW	$112m\Omega$	Resistance $< 300m\Omega$	Pass
BUS_I2CO_SDA	$104m\Omega$	Resistance $< 300m\Omega$	Pass
BUS_I2CO_SCL	$115m\Omega$	Resistance $< 300m\Omega$	Pass
BUS_I2CO_IRQ	$107m\Omega$	Resistance $< 300m\Omega$	Pass
BUS_I2C1_SDA	$109m\Omega$	Resistance $< 300m\Omega$	Pass
BUS_I2C1_SCL	$102m\Omega$	Resistance $< 300 m\Omega$	Pass
BUS_I2C1_IRQ	$109m\Omega$	Resistance $< 300m\Omega$	Pass
BUS_SPI_SCK	$103m\Omega$	Resistance $< 300 m\Omega$	Pass
BUS_SPI_MISO	$101m\Omega$	Resistance < $300m\Omega$	Pass
BUS_SPI_MOSI	$109m\Omega$	Resistance < $300m\Omega$	Pass
COM_SPI_SCK	$105m\Omega$	Resistance $< 300 m\Omega$	Pass
COM_SPI_MISO	$104m\Omega$	Resistance $< 300 m\Omega$	Pass
COM_SPI_MOSI	$112m\Omega$	Resistance $< 300m\Omega$	Pass
COM_SPI_CS	$108m\Omega$	Resistance $< 300m\Omega$	Pass
BUS_JTAG_TCK	$114m\Omega$	Resistance $< 300 m\Omega$	Pass





BUS_JTAG_TDI	$113m\Omega$	Resistance $< 300 m\Omega$	Pass	
Measure the resistance between each power channel and the power ground from Slot 0 to Slot 7.				
Power Channel	Resistance	Passing Criteria	Pass / Fail	
BUS_JTAG_TDO	$113m\Omega$	Resistance $< 300 m\Omega$	Pass	
BUS_JTAG_TMS	$112m\Omega$	Resistance $< 300 m\Omega$	Pass	
BUS_JTAG_EN-0	$111m\Omega$	Resistance $< 300 m\Omega$	Pass	
BUS_JTAG_EN-1	$112m\Omega$	Resistance $< 300 m\Omega$	Pass	
BUS_JTAG_EN-2	$108m\Omega$	Resistance $< 300 m\Omega$	Pass	
BUS_JTAG_EN-3	$115m\Omega$	Resistance $< 300 m\Omega$	Pass	
GPIO-0	$112m\Omega$	Resistance $< 300 m\Omega$	Pass	
GPIO-1	$112m\Omega$	Resistance $< 300 m\Omega$	Pass	
GPIO-2	$111m\Omega$	Resistance $< 300 m\Omega$	Pass	
GPIO-3	$109m\Omega$	Resistance $< 300 m\Omega$	Pass	
GPIO-4	$113m\Omega$	Resistance $< 300 m\Omega$	Pass	
GPIO-5	$113m\Omega$	Resistance $< 300 m\Omega$	Pass	
GPIO-6	$119m\Omega$	Resistance $< 300 m\Omega$	Pass	
GPIO-7	$108m\Omega$	Resistance $< 300 m\Omega$	Pass	

3.3 Isolation

Results: Pass

Test Configuration: Elvis

This test evaluates the circuit described in Card Connectors.

3.3.1 Test Instructions

Measure the resistance of each net on the card connector to every other net.

3.3.2 Test Data

Measure the resistance of each net on the card connector to every other net.			
Net	Passing Criteria	Pass / Fail	
PR_3.3V-0	All resistances > $10M\Omega$	Pass	
PR_3.3V-1	All resistances > $10M\Omega$	Pass	
PR_3.3V-2	All resistances > $10M\Omega$	Pass	
PR_3.3V-3	All resistances > $10M\Omega$	Pass	
PR_3.3V-4	All resistances > $10M\Omega$	Pass	
PR_3.3V-5	All resistances > $10M\Omega$	Pass	
PR_3.3V-6	All resistances > $10M\Omega$	Pass	
PR_3.3V-7	All resistances > $10M\Omega$	Pass	
PR_3.3V-8	All resistances > $10M\Omega$	Pass	
PR_3.3V-9	All resistances > $10M\Omega$	Pass	
PR_3.3V-10	All resistances > $10M\Omega$	Pass	
PR_3.3V-11	All resistances > $10M\Omega$	Pass	
PR_3.3V-12	All resistances > $10M\Omega$	Pass	





PR_BATT-0	All resistances > $10M\Omega$	Pass
PR_BATT-1	All resistances > $10M\Omega$	Pass
PR BATT-2	All resistances > $10M\Omega$	Pass
PR_BATT-3	All resistances > $10M\Omega$	Pass
PR BATT-4	All resistances > $10M\Omega$	Pass
Measure the resistar	ice of each net on the card connector t	o every other net.
Net	Passing Criteria	Pass / Fail
PR_BATT-5	All resistances > $10M\Omega$	Pass
PR_BATT-6	All resistances > $10M\Omega$	Pass
PGND	All resistances > $10M\Omega$	Pass
PWR_CTRL_SW	All resistances > $10M\Omega$	Pass
BUS_I2CO_SDA	All resistances > $10M\Omega$	Pass
BUS_I2CO_SCL	All resistances > $10M\Omega$	Pass
BUS_I2CO_IRQ	All resistances > $10M\Omega$	Pass
BUS_I2C1_SDA	All resistances > $10M\Omega$	Pass
BUS_I2C1_SCL	All resistances > $10M\Omega$	Pass
BUS_I2C1_IRQ	All resistances > $10M\Omega$	Pass
BUS_SPI_SCK	All resistances > $10M\Omega$	Pass
BUS_SPI_MISO	All resistances > $10M\Omega$	Pass
BUS_SPI_MOSI	All resistances > $10M\Omega$	Pass
CTRL_SYNC	All resistances > $10M\Omega$	Pass
COM_SPI_SCK	All resistances > $10M\Omega$	Pass
COM_SPI_MISO	All resistances > $10M\Omega$	Pass
COM_SPI_MOSI	All resistances > $10M\Omega$	Pass
COM_SPI_CS	All resistances > $10M\Omega$	Pass
BUS_JTAG_TCK	All resistances > $10M\Omega$	Pass
BUS_JTAG_TDI	All resistances > $10M\Omega$	Pass
BUS_JTAG_TDO	All resistances > $10M\Omega$	Pass
BUS_JTAG_TMS	All resistances > $10M\Omega$	Pass
BUS_JTAG_EN-0	All resistances > $10M\Omega$	Pass
BUS_JTAG_EN-1	All resistances > $10M\Omega$	Pass
BUS_JTAG_EN-2	All resistances > $10M\Omega$	Pass
BUS_JTAG_EN-3	All resistances > $10M\Omega$	Pass
GPIO-0	All resistances > $10M\Omega$	Pass
GPIO-1	All resistances > $10M\Omega$	Pass
GPIO-2	All resistances > $10M\Omega$	Pass
GPIO-3	All resistances > $10M\Omega$	Pass
GPIO-4	All resistances > $10M\Omega$	Pass
GPIO-5	All resistances > $10M\Omega$	Pass
GPIO-6	All resistances > $10M\Omega$	Pass
GPIO-7	All resistances > $10M\Omega$	Pass

