Bradley Davis

This document explains the function of the Comms, its schematic level design, its board level design, and its functional testing

Comms

In-Orbit Communication Subsystem Design

Revision: 1.1.1





Table of Contents

[1 Introduction 5](#_Toc21880167)

[1.1 Function 5](#_Toc21880168)

[1.2 Requirements 5](#_Toc21880169)

[1.3 Open Systems Interconnection (OSI) Model 5](#_Toc21880170)

[1.3.1 Layers 5](#_Toc21880171)

[1.3.2 CougSat Communication Subsystem 6](#_Toc21880172)

[1.4 Link Budget 6](#_Toc21880173)

[2 Detailed Description 7](#_Toc21880174)

[2.1 Functional Block Diagram 7](#_Toc21880175)

[2.1.1 Comms µController 7](#_Toc21880176)

[2.1.2 RF Clock Generators 7](#_Toc21880177)

[2.1.3 700mm Receiver Radio 7](#_Toc21880178)

[2.1.4 700mm Transmitter Radio 7](#_Toc21880179)

[2.1.5 230mm Transmitter Radio 8](#_Toc21880180)

[2.1.6 5V & 9V Boost Converters 8](#_Toc21880181)

[2.2 Schematic 8](#_Toc21880182)

[2.2.1 Isolated Grounds 8](#_Toc21880183)

[2.2.2 Power Rails 8](#_Toc21880184)

[2.2.3 Comms µController 8](#_Toc21880185)

[2.2.4 I²C Bus 9](#_Toc21880186)

[2.2.5 SPI Bus 9](#_Toc21880187)

[2.2.6 Current Monitoring 10](#_Toc21880188)

[2.2.7 Voltage Monitoring 10](#_Toc21880189)

[2.2.8 Temperature Monitoring 10](#_Toc21880190)

[2.2.9 Analog Voltage Reference and Supply 10](#_Toc21880191)

[2.2.10 5.0V Regulation 11](#_Toc21880192)

[2.2.11 9.0V Regulation 11](#_Toc21880193)

[2.2.12 Low Drop-Out Regulators 11](#_Toc21880194)

[2.2.13 RF Clock Generators 12](#_Toc21880195)

[2.2.14 Differential Drivers 12](#_Toc21880196)

[2.2.15 RF Modulators 12](#_Toc21880197)

[2.2.16 RF Demodulator 12](#_Toc21880198)

[2.2.17 Low Noise Amplifier 13](#_Toc21880199)

[2.2.18 Power Amplifiers 13](#_Toc21880200)

[2.2.19 Mechanical Features 13](#_Toc21880201)

[2.3 Board 13](#_Toc21880202)

[2.3.1 Layer Stack-Up 14](#_Toc21880203)

[2.3.2 Layout Constraints 14](#_Toc21880204)

[3 Testing 16](#_Toc21880205)

[3.1 Before First Power-On Check 16](#_Toc21880206)

[3.1.1 Test Instructions 16](#_Toc21880207)

[3.1.2 Test Data 16](#_Toc21880208)

[3.1.3 Test Notes 16](#_Toc21880209)

[3.2 Power Rail Switching 17](#_Toc21880210)

[3.2.1 Test Instructions 17](#_Toc21880211)

[3.2.2 Test Data 17](#_Toc21880212)

[3.2.3 Test Notes 17](#_Toc21880213)

[3.3 I²C Bus 17](#_Toc21880214)

[3.3.1 Test Instructions 18](#_Toc21880215)

[3.3.2 Test Data 18](#_Toc21880216)

[3.4 SPI Flash 18](#_Toc21880217)

[3.4.1 Test Instructions 18](#_Toc21880218)

[3.4.2 Test Data 18](#_Toc21880219)

[3.5 Current Monitoring 18](#_Toc21880220)

[3.5.1 Test Instructions 18](#_Toc21880221)

[3.5.2 Test Data 19](#_Toc21880222)

[3.5.3 Test Notes 19](#_Toc21880223)

[3.6 Voltage Monitoring 19](#_Toc21880224)

[3.6.1 Test Instructions 19](#_Toc21880225)

[3.6.2 Test Data 19](#_Toc21880226)

[3.6.3 Test Notes 19](#_Toc21880227)

[3.7 Temperature Monitoring 19](#_Toc21880228)

[3.7.1 Test Instructions 20](#_Toc21880229)

[3.7.2 Test Data 20](#_Toc21880230)

[3.7.3 Test Notes 20](#_Toc21880231)

[3.8 Analog Voltage Reference 20](#_Toc21880232)

[3.8.1 Voltage 20](#_Toc21880233)

[3.8.2 Ripple and Noise 21](#_Toc21880234)

[3.9 µController Programming 21](#_Toc21880235)

[3.9.1 Test Instructions 21](#_Toc21880236)

[3.9.2 Test Data 21](#_Toc21880237)

[3.9.3 Test Notes 22](#_Toc21880238)

[3.10 5.0V and 9.0V Regulator 22](#_Toc21880239)

[3.10.1 Output Voltage 22](#_Toc21880240)

[3.10.2 Output Ripple and Noise 22](#_Toc21880241)

[3.10.3 Output Efficiency 23](#_Toc21880242)

[3.10.4 Current Limit 27](#_Toc21880243)

[3.10.5 Load Response 28](#_Toc21880244)

[3.11 Low Drop-Out Regulators 34](#_Toc21880245)

[3.11.1 Output Voltage 34](#_Toc21880246)

[3.11.2 Output Ripple and Noise 35](#_Toc21880247)

[3.12 RF Clock Generators 35](#_Toc21880248)

[3.12.1 Reference Clock Supply 35](#_Toc21880249)

[3.12.2 Reference Clock Frequency 36](#_Toc21880250)

[3.12.3 Output Frequency 36](#_Toc21880251)

[3.13 Differential Drivers 37](#_Toc21880252)

[3.13.1 Test Instructions 37](#_Toc21880253)

[3.13.2 Test Data 37](#_Toc21880254)

[3.14 Power Amplifier Bias 38](#_Toc21880255)

[3.14.1 Test Instructions 38](#_Toc21880256)

[3.14.2 Test Data 39](#_Toc21880257)

[3.15 RF Chain – 230mm Downlink 39](#_Toc21880258)

[3.15.1 Test Instructions 39](#_Toc21880259)

[3.15.2 Test Data 40](#_Toc21880260)

[3.15.3 Test Notes 40](#_Toc21880261)

[3.16 RF Chain – 700mm Downlink 40](#_Toc21880262)

[3.16.1 Isolation Switch 40](#_Toc21880263)

[3.16.2 Digital Modulation 40](#_Toc21880264)

[3.16.3 Analog Modulation 41](#_Toc21880265)

[3.17 RF Chain – 700mm Uplink 42](#_Toc21880266)

[3.17.1 Test Instructions 42](#_Toc21880267)

[3.17.2 Test Data 42](#_Toc21880268)

[3.17.3 Test Notes 42](#_Toc21880269)

# Introduction

This document explains how the Comms will fulfil the following Functions and conform to the following Requirements. This document refers to the Comms version 1.1, +X Panel version 1.0, and -Z Panel version 1.0.

## Function

The In-Orbit Communication Subsystem (Comms) is responsible for the following:

* Transferring telemetry to the ground station
* Transferring payload data to the ground station
* Transferring commands from the ground station
* Transmitting a locating beacon

## Requirements

The system requirements and Comms design requirements can be found [on GitHub](https://github.com/CougsInSpace/CougSat1-Readme/blob/master/CougSat1-Requirements.pdf).

## Open Systems Interconnection (OSI) Model

The OSI model[[1]](#footnote-1) is a conceptual model that can be applied to any communication system. It has eight layers; each layer serves the layer above it and is served by the layer below it.

### Layers

|  |  |  |  |  |
| --- | --- | --- | --- | --- |
| Layer | | | Protocol Data Unit | Function |
| Host layers | 7 | Application | Data | High-level APIs |
| 6 | Presentation | Translation of data between a networking service and an application |
| 5 | Session | Managing communication sessions |
| 4 | Transport | Segment | Reliable transmission of data segments between points on a network |
| Media layers | 3 | Network | Packet | Structuring and managing a multi-node network |
| 2 | Data link | Frame | Reliable transmission of data frames between two nodes connected by a physical layer |
| 1 | Physical | Symbol | Transmission and reception of raw bit streams over a physical medium |
| 0 | Medium | Electrons, Photons | The physical medium: copper, fiber, wireless |

### CougSat Communication Subsystem

The communication subsystem, formed from the in-orbit and ground subsystems, fulfils layers 0 through 4 of the OSI model. The Comms serves the Command and Data Handling (C&DH) subsystem which fulfils layers 5 and up. The Ground serves itself for layers 5 and up which results in a graphical representation of the exchanged information. The in-orbit and ground subsystems are very similar as they are required to be compatible. For details on the ground subsystem, see its [design document](https://github.com/CougsInSpace/CougSat1-Hardware/blob/master/CougSat1-GroundStation/Documentation/GroundStation-Design.pdf).

The hardware described here translates baseband signals generated by the Comms µController into RF signals and vice versa. The translation of the baseband signals to digital data happens in the Comms µController.

For more information on how each layer is structured see [CougSatNet](https://github.com/CougsInSpace/CougSat1-Software/blob/master/CougSat1-Comms/docs/CougSatNet.pdf) from a software perspective and details on the RF modulation techniques.

#### Layer 0

The communication subsystem is using wireless transmission, in the radio frequency band. There are two bands utilized: and . The radio is the primary radio used for telemetry and beacon. The radio is the secondary radio used for payload data transfers and only operates in downlink mode.

#### Layer 1

The modulation scheme used is Quadrature Phase Shift Keying (QPSK)[[2]](#footnote-2). Each symbol is a change in the phase constant of the RF wave. The radios are software defined radios which allows reconfiguration of this layer if necessary. Other modulation schemes can be developed if the hardware supports it.

#### Layer 2 and Up

See [CougSatNet](https://github.com/CougsInSpace/CougSat1-Software/blob/master/CougSat1-Comms/docs/CougSatNet.pdf).

## Link Budget

A [link budget](https://github.com/CougsInSpace/CougSat1-Hardware/blob/master/CougSat1-RadioBoard/Documentation/Comms-LinkBudget.pdf) for downlink and uplink was tabulated indicating a transmit power of is sufficient for up to on the band. The band transmitter will incur less loses[[3]](#footnote-3) and send slower data[[4]](#footnote-4) but has a low gain antenna so is also sufficient. Uplink has no problems thanks to access to high gain and high-power transmitters on the ground.

# Detailed Description

This section references the Comms [schematic](https://github.com/CougsInSpace/CougSat1-Hardware/blob/master/CougSat1-RadioBoard/Documentation/Comms.pdf). Page numbers will be listed and may have coordinates listed (number and letter combination found around the frame).

## Functional Block Diagram

The block diagram can be found on the first page of the schematic.

### Comms µController

The Comms µController is responsible for interfacing the radio signals and the Command and Data Handling subsystem[[5]](#footnote-5). This fulfils OSI model[[6]](#footnote-6) layers 1 through 4. It samples and synthesizes the baseband signals which are mixed with the carrier wave. This constitutes a software defined radio. The µController has non-volatile storage in the form of SPI Flash to store configurations and reference waveforms.

### RF Clock Generators

Each radio has a configurable clock generator used to synthesize the carrier waves. For the transmission of the beacon, the generator is the direct source without any modulation to the antenna[[7]](#footnote-7).

### 700mm Receiver Radio

Its RF diagram is the top row on page 2. The RF signal from the antenna is connected to the receiver radio via a high isolation RF switch. This switch prevents the transmitter from overdriving the sensitive receiver components and inducing damage. The signal is then amplified by low noise amplifiers which add very little noise to the signal to maintain the highest signal to noise ratio. The signal is then connected to the demodulator which removes the carrier frequency and splits that baseband signal into its in-phase and quadrature signals which are then sampled by the Comms µController and demodulated into digital data. The receiver radio is designed for continuous operation and low power[[8]](#footnote-8).

### 700mm Transmitter Radio

Its RF diagram is the middle row on page 2. The Comms µController generates in-phase and quadrature baseband signals using a digital to analog converter. This allows arbitrary waveform including voice signals[[9]](#footnote-9). These signals feed the modulator which puts the baseband signals on the carrier wave. This modulated RF gets amplified with a power amplifier to transmit the desired , see the Link Budget.

### 230mm Transmitter Radio

Its RF diagram is the bottom row on page 2. The Comms µController generates in-phase and quadrature baseband signals a digital to analog converter. This allows arbitrary waveform required by multilevel modulation such as 16QAM. These signals feed the modulator which puts the baseband signals on the carrier wave. This modulated RF gets amplified with a power amplifier to transmit the desired , see the Link Budget.

### 5V Boost Converter

The RF chains require a 5V supply which come from boost converters. The converters are sourced from the battery rail.

## Schematic

### Isolated Grounds

On page 3 of the schematic (D1 & D2), are the six isolated grounds found on the Comms. Power ground *(PGND)* is directly connected to the backplane and the boost converters. Most of the other grounds are shorted to *DGND* using a resistor rated up to , the expected current is less than each. Digital ground *(DGND)* connects to the digital circuity including the Comms µController and connects to *PGND*. Analog ground *(AGND)* connects to analog circuits including the ADCs, the voltage references, the thermistors, and the operational amplifiers. *AGND* connects to *DGND*. Chassis ground *(CHASSIS)* is connected to the Mechanical Features including bolt holes and the card rails. The 230mm RF chain and the 700 RF chains each have their own RF grounds *(RFGND-0* and *RFGND-1,* respectively). The layout preserves proper grounding techniques.

### Power Rails

Page 3 of the schematic illustrates all the power rails on the Comms. Each RF chain can be turned off to save power and as a radio inhibit[[10]](#footnote-10).

### Comms µController

The Comms µController (page 4) is a microcontroller from the STM32 low power family[[11]](#footnote-11). It was chosen for its ease of programming, and low power consumption. It needed fast ADCs for sampling, large amounts of RAM for storing buffers, and a fast CPU for modulation/demodulation math.

#### Programming Connections

During testing, the Comms µController is programmed via Serial Wire Debug[[12]](#footnote-12) (SWD, page 4, A1). The process of programming is made simple with just a single six pin header and a robust software utility. In orbit, the µController can be programmed via JTAG[[13]](#footnote-13). The [In-Flight JTAG Reprogrammer](https://github.com/CougsInSpace/CougSat1-Hardware/blob/master/CougSat1-AvionicBoard/Documentation/IFJR-Design.pdf) (IFJR) connects via the backplane, through tri-state buffers/logic level converters[[14]](#footnote-14) (page 5, C3:D3). The IFJR can enable or disable the tri-state buffer which essentially disconnects the JTAG interface from the Comms µController (it outputs high impedance), allowing the SWD to program. The logic level conversion feature is not used.

### I²C Bus

The Comms µController has one I²C bus (page 4, C4). It connects to the monitoring ADCs.

#### ADCs

There are ADCs[[15]](#footnote-15) connected to the Comms µController, each with single-ended inputs. The ADC was chosen for its low power, SAR architecture, small package, and up to addresses. The list of address (7b) follow:

* [0x2B] ADC-0 (page 6, A2), temperature
* [0x2F] ADC-1 (page 6, A5), temperature
* [0x2A] ADC-2 (page 6, C2), voltage and current

The two voltage sensing inputs have voltage dividers (page 6, C1) that reduces the voltage of every input to place their level within the sensing range of . Using paired resistors helps match the gain across temperature.

### SPI Bus

The Comms µController has two SPI buses[[16]](#footnote-16). One connects to the C&DH to transfer packets and telemetry. One connects to the RF Clock Generators, and SPI Flash.

#### Backplane to the C&DH

The Comms µController is a slave to the C&DH, see the [interface document](https://github.com/CougsInSpace/CougSat1-Software/blob/master/CougSat1-Comms/docs/CommsInterface.pdf) for details. Tri-state buffers isolate the bus when Comms is off as to not disturb the backplane side.

#### RF Clock Generators

The Comms µController is a transmit only master to the RF Clock Generators. Each generator has tri-state buffers which only connects the bus if the generator’s rail is on. Without this, when the generator is turned off, its ESD diodes would prevent the bus from moving above *GND* effectively disabling the bus.

The Comms µController is a master to two SPI Flash chips[[17]](#footnote-17) (page 4, A5:B6) that provides of mirrored storage or of striped storage.

### Current Monitoring

At various locations, the power chain has shunt resistors connected to ADCs in through a differential amplifier[[18]](#footnote-18) monitor the current. Those locations are:

* 5V Regulator output (page 7, C2)
* Each RF chain input (page 8)

### Voltage Monitoring

The regulator output and PA output are measured using the ADCs. Those locations are:

* 5V Regulator output (page 6, B6)
* 700mm PA power output Regulator output (page 13, C2)

### Temperature Monitoring

At various locations, the temperature is monitored using thermistors and the ADCs. Those locations are:

* 5V Regulator (page 7, A3)
* Comms µController (page 4, B3)
* RF clock generators (page 9, A4; page 10, A4; page 11, A4)
* DACs (page 9, D4; page 10, D4)
* 230mm downlink RF chain (page 12, B3, & C3)
* 700mm downlink RF chain (page 13, B3, & C3)
* 700mm uplink RF chain (page 14, D4; page 15, C4)

### Analog Voltage Supply

The Comms has an analog voltage supply (page 6, C5) which is fed by the *3.3V* rail filtered with a ferrite bead and capacitors. Precision is not required as all ADCs use the precision voltage reference for calibration. This is the source for the Temperature Monitoring thermistors and operational amplifiers.

### 5.0V Regulation

The 5.0V regulator (page 7) is switching mode, boost topology. The converter[[19]](#footnote-19) automatically senses the output voltage and adjusts the switching parameters to keep the output at . The converter has an integrated switching MOSFET. The converter was chosen for its small size and high efficiency.

The large package Multi-Layer Ceramic Capacitors (MLCC, input and output filtering) are placed in series such that one was to fail short, they would not compromise the power chain. The small package and tantalum capacitors are not likely to fail due to mechanical vibration.

The converter and inductor (page 7, B2:B3) are thermally connected to a thermistor for Temperature Monitoring and an optional heatsink if a thermal test indicates they need additional heat dissipation.

### Low Drop-Out Regulators

The sensitive RF components are supplied through low drop-out (LDO) regulators[[20]](#footnote-20) (page 8, A3, B3, & D3). These are linear regulators that require a small drop-out[[21]](#footnote-21) for proper regulation. They are used to reject the switching noise from the switching mode power supplies.

### RF Clock Generators

The RF Clock Generators[[22]](#footnote-22) (page 9, A4; page 10, A4; page 11, A4) have a voltage-controlled oscillator and a phase-locked loop to take a reference clock and synthesize a RF wave. The reference clocks[[23]](#footnote-23) (page 9, A3; page 10, A3; page 11, A3) have high frequency stability and are supplied with ferrite beads to further increase frequency stability. The supporting circuitry for the generators was created using Analog Device’s [ADIsimPLL](https://form.analog.com/Form_Pages/RFComms/ADISimPll.aspx). The design files can be found under the [documentation folder](https://github.com/CougsInSpace/CougSat1-Hardware/tree/master/CougSat1-RadioBoard/Documentation/Native). The output of the generators is designed to drive a load.

The 700mm Receiver Radio’s demodulator divides its clock input by two, so the RF clock generator needs to output double the carrier frequency.

### DACs

The Comms µController outputs a parallel bus for the DACs[[24]](#footnote-24) which feeds the RF Modulators. The DACs have a built-in interpolation filter to reduce high frequency spurs from the input signal.

The DACs output a current source of magnitude , set by *FSADJ* resistors to *GND*, differentially. Each modulator has a differential voltage and common mode voltage for these baseband signals which is set by the output resistors to *GND* and between the differential pair. This circuit was simulated in [LTSpice](https://www.analog.com/en/design-center/design-tools-and-calculators/ltspice-simulator.html) and can be found under [electrical design](https://github.com/CougsInSpace/CougSat1-Hardware/blob/master/CougSat1-RadioBoard/ElectricalDesign/LTSpice/ModulatorDriver/ModulatorDriver.asc). Precision resistors are used to reduce any common mode offset or gain imbalance. A capacitor in this output creates a low pass filter to help with bandwidth limiting.

### RF Modulators

The 700mm Transmitter Radio’s modulator[[25]](#footnote-25) (page 13, A3) and the 230mm Transmitter Radio’s modulator[[26]](#footnote-26) (page 12, A3) have the RF Clock Generators AC coupled into their local oscillator input, and the Differential Drivers are directly connected to the baseband inputs. The RF output is AC coupled to the next element in the RF chain. Output filters bandpass around the carrier to reduce unwanted spurs from being amplified.

### RF Demodulator

The 700mm Receiver Radio’s demodulator[[27]](#footnote-27) (page 15, B3:B4) has the RF Clock Generators AC coupled into its local oscillator input. The termination resistor is used to match a input into the demodulator. The RF signal is connected to the modulator’s input through a balun (page 13, B2) to match a input into the demodulator’s . The gain of the demodulator is set by a DAC output of the Comms µController.

The demodulator outputs differential baseband signals . this amplified and translated to single ended for input to the Comms µController’s ADC by op-amps[[28]](#footnote-28) (page 11, C1:D3). This circuit was simulated in LTSpice and can be found under [electrical design](https://github.com/CougsInSpace/CougSat1-Hardware/blob/master/CougSat1-RadioBoard/ElectricalDesign/LTSpice/IQAmplifier/IQAmplifier.asc).

### Low Noise Amplifier / Pre-Amplifiers

The low noise amplifiers (LNA)[[29]](#footnote-29) (page 13, A5; page 14, B2, B5, & C3) amplify the RF signal for the next component in the RF chain. They were chosen for their low noise figure, broadband response, and high gain. For the 700mm Receiver Radio’s LNAs, the bias voltage can be shorted to ground which disables the amplifier. This is required, along with toggling the RF switch, when transmitting on to not damage the demodulator. The output is biased via a ferrite bead to provide power yet decouple the RF signal from the power supply. The output is AC coupled to feed into the next component.

The 230mm pre-amplifier[[30]](#footnote-30) (page 12, A5) has an internal two stage amplifier to achieve very gain with an output sufficient to drive the 230mm Power Amplifier.

### 230mm Power Amplifier

The 230mm power amplifier[[31]](#footnote-31) (page 12, C3) is the final amplifiers for the RF signal. It drives the antennas and output the desired , see the Link Budget. It was chosen for the output power, high efficiency, and appropriate frequency band. The output is biased via an inductor to provide power yet decouple the RF signal from the power supply. The output is AC coupled to feed into the antenna.

### 700mm Power Amplifier

The 700mm power amplifier[[32]](#footnote-32) (page 13, C3) is the final amplifiers for the RF signal. It drives the antennas and output the desired , see the Link Budget. It was chosen for the output power, high efficiency, and appropriate frequency band. The output is biased via an inductor to provide power yet decouple the RF signal from the power supply. The output is AC coupled to feed into the antenna.

The amplifier has a power detector (page 13, C1) that is sampled by the Voltage Monitoring, to measure the power being sent to the antenna.

### Mechanical Features

The 5V Boost Converter heatsink (page 6, D1) and RF chain heatsinks (page 12, D1; page 13, D1) mount directly to the Comms board using bolts. These holes are conductive and connected directly to *CHASSIS*, see Isolated Grounds. The Comms also slots into the structure using rails[[33]](#footnote-33) which are also conductive and connected directly to *CHASSIS*. Each of the holes have a capacitor and resistor connecting to power ground which will absorb and dissipate transients.

## Board

The board shall also conform to the dimensions specified by the [CougSat Module Standard](https://github.com/CougsInSpace/CougSat1-Hardware/blob/master/CougSat1-Backplane/Documentation/CougSatModuleStandard.pdf).

### Layer Stack-Up

The board shall be four layered with ENIG finish, see Figure 1. Only through vias shall be used. The external copper weight shall be and the internal copper weight shall be .

| Layer | Thickness | Primary Function |
| --- | --- | --- |
| 1 (top) |  | SMD components, RF & signal traces |
| Prepreg |  |  |
| 2 |  | Ground planes |
| Core |  |  |
| 3 |  | Power planes |
| Prepreg |  |  |
| 4 (bottom) |  | Signal traces |

Figure 1: Stack-Up

### Layout Constraints

Unless specified in the following subsections, all signals shall use the default parameters below. Signals in the following subsections do not include their sense signals unless otherwise specified. Trace width can be broken if a trace needs to bottleneck down to a pin, the bottleneck shall be minimized.

Trace width:

Vias: , unlimited count

Separation:

Length: unlimited

Devices with specific placement and routing considerations are called out on the schematic, see “CAD Note:”

#### All 50Ω Impedance Traces

This applies to all RF traces expect the demodulator’s RF input. These traces shall be a coplanar waveguide with ground[[34]](#footnote-34).

Trace width:

Gap width:

Vias: none

Length: minimize

#### All 200Ω Impedance Traces

This applies to the demodulator’s RF input. These traces shall be an edge coupled microstrip[[35]](#footnote-35) with differential impedance of . Ground located on second layer below ( substrate thickness).

Trace width:

Gap width:

Vias: none

Length: minimize

#### All Differential Signals

This applies to the modulators’ inputs. Single ended to/from differential shall occur as close to the single ended side as possible.

Trace width:

Gap width:

Length: Length match

Vias: minimize

#### Regulator Inputs – VBATT, PGND

This applies to *VBATT* and *PGND* between the backplane and the inputs to the regulators and their input capacitors.

Trace width: ( on internal layers)

#### Regulator Outputs – 5.0V, 9.0V, PGND

*PGND* applies to between the regulators, their output capacitors, and the backplane.

Trace width: ( on internal layers)

#### Regulator Channels – 3.3V\_[0:3], 5.0V\_[0:3], 9.0V\_[0:1], PGND

*PGND* applies to between the regulators, their loads, and the backplane.

Trace width: ( on internal layers)

#### SPI Buses – SPI\_[SCK, MOSI, MISO, CS], RFCLK\_[SCK, MOSI, CS], COM\_SPI\_[SCK, MOSI, MISO, CS]

Length: Each node shall be length matched

Stubs:

#### JTAG – JTAG\_[TCK, TDI, TDO, TMS], BUS\_JTAG-[TCK, TDI, TDO, TMS]

Length: Each node shall be length matched

Stubs:

#### I²C – I2C\_[SCL, SDA]

Length: Each node shall be length matched

Stubs:

# Testing

All tests shall be performed at room temperature and not under vacuum unless otherwise specified. If any modifications are performed, take note. Include enough information to understand circuit behavior and for others to replicate the results. Include any software written to execute the test and link it in the test notes section. Save all software, waveforms, etc. in a subfolder of the board’s test folder for each test[[36]](#footnote-36).

* Waveforms shall be captured whenever appropriate
* Have the event take fill the screen (for fast events, zoom in; for slow events, zoom out)
* Label each channel accurately
* Only have bandwidth limiting if necessary for the test (this applies to the oscilloscope and probe settings)
* If ringing or overshoot occurs, use a ground spring or differential probe

Results location: <https://github.com/CougsInSpace/CougSat1-Hardware/tree/master/CougSat1-PowerBoard/Testing/Comms.1.0>

Common test instructions can be found on the [wiki](http://cougs.space/wiki).

## Before First Power-On Check

**Test Configuration: Doug**

This test is required to be executed before any external power is applied to the Comms.

### Test Instructions

Measure the resistance of various points in reference to *PGND* located at the backplane. This is informational only.

### Test Data

| Node | Resistance |  | Node | Resistance |
| --- | --- | --- | --- | --- |
| VBATT |  |  | 3.3V |  |
| 3.3V-0 |  |  | 3.3V-1 |  |
| 3.3V-2 |  |  | 5.0V |  |
| 5.0V-0 |  |  | 5.0V-1 |  |
| 5.0V-2 |  |  | 9.0V |  |
| 9.0V-0 |  |  | 9.0V-1 |  |
| I2C\_SCL |  |  | I2C\_SDA |  |

### Test Notes

Not measuring the shunt resistors as the DMM is not precise at that level.

## Power Rail Switching

**Results: Fail**

**Test Configuration: Doug**

This test evaluates the circuit described in Power Rails.

### Test Instructions

Hold the µController in reset or program a blank image, verify the power rails are powered off. Have the µController enable the power rail, verify the power rails are powered on, ensuring the rail turns on only with its control signal.

### Test Data

| Hold the µController in reset, measure the voltage of each power rail | | | |
| --- | --- | --- | --- |
| Rail | Voltage | Passing Criteria | Pass / Fail |
| 3.3V-0 |  | Voltage < | Pass |
| 3.3V-1 |  | Voltage < | Pass |
| 3.3V-2 |  | Voltage < | Pass |
| 5.0V-0 |  | Voltage < | Fail |
| 5.0V-1 |  | Voltage < | Fail |
| 5.0V-2 |  | Voltage < | Fail |
| 9.0V-0 |  | Voltage < | Pass |
| 9.0V-1 |  | Voltage < | Pass |

| Have the µController enable the power rail, measure the voltage of each power rail. Ensure the rail turns on only with its control signal | | | | |
| --- | --- | --- | --- | --- |
| Rail | Control Signal | Voltage | Passing Criteria | Pass / Fail |
| 3.3V-0 | PC\_LDO\_3.3V |  | Voltage > | Pass |
| 3.3V-1 | PC\_LDO\_3.3V |  | Voltage > | Pass |
| 3.3V-2 | PC\_LDO\_3.3V |  | Voltage > | Pass |
| 5.0V-0 | PC\_MOD\_230 |  | Voltage > 4 | Pass |
| 5.0V-1 | PC\_MOD\_700 |  | Voltage > | Pass |
| 5.0V-2 | PC\_DEMOD |  | Voltage > | Pass |
| 9.0V-0 | PC\_MOD\_230 |  | Voltage > | Pass |
| 9.0V-1 | PC\_MOD\_700 |  | Voltage > | Pass |

### Test Notes

The backfeeding when off is from the inputs through the modulator and demodulator’s ESD diodes. This can be fixed with the power down pin on the analog circuitry.

The 3.3V LDOs do responds properly to PC\_LDO\_3.3V but the software is not properly controlling that signal.

## I²C Bus

**Results: Pass**

**Test Configuration: Doug**

This test evaluates the circuit described in I²C Bus.

### Test Instructions

At the pull up resistors of the *I2C* bus, validate signal integrity. The µController should generate random I2C traffic on the bus.

### Test Data

| At the pull up resistors of the *I2C* bus, validate the following timing parameters | | |
| --- | --- | --- |
| Capture the *SDA* and *SCL* lines | Passing Criteria | Pass / Fail |
|  | Signal Integrity | Pass |

## SPI Flash

**Results: Pass**

**Test Configuration: Doug**

This test evaluates the circuit described in SPI Bus.

### Test Instructions

Perform write and read operations to the SPI Flash chips. Verify functionality.

### Test Data

| Perform write and read operations to the SPI Flash chips. Verify functionality. | | | |
| --- | --- | --- | --- |
| Chip | Direction | Passing Criteria | Pass / Fail |
| U8 | Read | Functionality | Pass |
| U8 | Write | Functionality | Pass |
| U9 | Read | Functionality | Pass |
| U9 | Write | Functionality | Pass |

## Current Monitoring

**Results: Fail**

This test evaluates the circuit described in Current Monitoring.

### Test Instructions

Apply a resistive load to a *9.0V-0*. Compare the current measured by the Comms and a DMM.

Note:

### Test Data

| Apply a resistive load to a single output channel. Compare the current measured by the Comms and a DMM | | | | | |
| --- | --- | --- | --- | --- | --- |
| Load | EPS Current | DMM Current | Error | Passing Criteria | Pass / Fail |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |
|  |  |  |  |  |  |

### Test Notes

ADCs are being replaced.

## Voltage Monitoring

**Results: Fail**

This test evaluates the circuit described in Voltage Monitoring.

### Test Instructions

Compare the voltage measured by the Comms and a DMM on the following signals:

* *I\_3.3V-0N*
* *I\_3.3V-1P*
* *5.0V*

Note:

### Test Data

| Compare the voltage measured by the Comms and a DMM | | | | | |
| --- | --- | --- | --- | --- | --- |
| Signal | Comms Voltage | DMM Voltage | Error | Passing Criteria | Pass / Fail |
| *I\_3.3V-0N* |  |  |  |  |  |
| *I\_3.3V-1P* |  |  |  |  |  |
| *5.0V* |  |  |  |  |  |

### Test Notes

ADCs are being replaced

## Temperature Monitoring

**Results: Fail**

This test evaluates the circuit described in Temperature Monitoring.

### Test Instructions

Compare the temperature measured by the Comms and a thermometer on the following temperature sensors:

* 5.0V Regulator
* µController
* +X+Y

Note:

### Test Data

| Compare the temperature measured by the Comms and a thermometer | | | | | |
| --- | --- | --- | --- | --- | --- |
| Sensor | Comms Temperature | Thermometer Temperature | Error | Passing Criteria | Pass / Fail |
| 5.0V Regulator |  |  |  |  |  |
| µController |  |  |  |  |  |
| +X+Y |  |  |  |  |  |

### Test Notes

ADCs are being replaced

## Analog Voltage Reference

**Results: Pass**

**Test Configuration: Doug**

This test evaluates the circuit described in Analog Voltage Reference and Supply and Differential Drivers. More information on measuring noise/ripple as well as using an oscilloscope can be found on the Electrical Systems Team page of the Wiki under Tutorials and Resources.

### Voltage

#### Test Instructions

Measure the voltage of the following signals:

* *AVREF*
* *VREF\_CM\_IN*
* *VREF\_CM\_OUT\_230*
* *VREF\_CM\_OUT\_700*

Note: Measure the DC component with PLC[[37]](#footnote-37) > 100

#### Test Data

| Measure the voltage of the following signals | | | |
| --- | --- | --- | --- |
| Signal | Voltage | Passing Criteria | Pass / Fail |
| AVREF |  |  | Pass |
| VREF\_CM\_IN |  |  | Pass |
| VREF\_CM\_OUT\_300 |  |  | Pass |
| VREF\_CM\_OUT\_700 |  |  | Pass |

### Ripple and Noise

#### Test Instructions

Measure the ripple and noise of the following signals:

* *AVREF*
* *VREF\_CM\_IN*
* *VREF\_CM\_OUT\_230*
* *VREF\_CM\_OUT\_700*

Note: Measure the RMS AC component with

#### Test Data

| Measure the RMS voltage ripple and noise of the following signals | | | |
| --- | --- | --- | --- |
| Signal | Voltage | Passing Criteria | Pass / Fail |
| AVREF |  |  | Pass |
| VREF\_CM\_IN |  |  | Pass |
| VREF\_CM\_OUT\_300 |  |  | Pass |
| VREF\_CM\_OUT\_700 |  |  | Pass |

#### Test Notes

The large ripple of VREF\_CM\_IN is from it being a relative reference to the 3.3V rail instead of an absolute reference.

## µController Programming

**Results: Pass**

**Test Configuration: Doug**

This test evaluates the circuit described in Programming Connections.

### Test Instructions

Connect a SWD programmer to the SWD header and upload an image, validate the µController is properly programmed. Connect a JTAG programmer to the backplane and upload an image, validate the µController is properly programmed.

Note: Follow the programming instructions on the [wiki](http://cougs.space/wiki).

### Test Data

| Program the µController via SWD and JTAG, validate the µController is properly programmed | | |
| --- | --- | --- |
| Programmer | Passing Criteria | Pass / Fail |
| SWD | µController properly programmed | Pass |
| JTAG | µController properly programmed |  |

### Test Notes

We do not have a JTAG programmer currently, it will be tested later.

## 5.0V and 9.0V Regulator

**Results: Fail**

**Test Configuration: Doug**

This test evaluates the circuit described in 5.0V Regulation and 9.0V Regulation. More information on measuring noise/ripple as well as using an oscilloscope can be found on the Electrical Systems Team page of the Wiki under Tutorials and Resources

### Output Voltage

#### Test Instructions

Apply 3.7V to VBATT. Measure the voltage of the 5.0V and 9.0V regulators under no load and under a resistive load.

Note: Measure the DC component with PLC[[38]](#footnote-38) > 100

#### Test Data

| Measure the voltage of the 5.0V and 9.0V regulators under no load and under a resistive load | | | | |
| --- | --- | --- | --- | --- |
| Regulator | No Load Voltage | Load Voltage | Passing Criteria | Pass / Fail |
| 5.0V |  |  |  | Pass |
| 9.0V |  |  |  | Pass |

### Output Ripple and Noise

#### Test Instructions

Apply 3.7V to VBATT. Measure the ripple and noise of the 5.0V and 9.0V regulators whilst under a resistive load.

Note: Measure the RMS AC component with

#### Test Data

| Measure the ripple and noise of the 5.0V and 9.0V regulators whilst under a resistive load. | | | |
| --- | --- | --- | --- |
| Regulator | Capture the ripple and noise | Passing Criteria | Pass / Fail |
| 5.0V | DMM: |  | Pass |
| 9.0V | DMM: |  | Pass |

### Output Efficiency

#### Test Instructions

Measure the efficiency of the 5.0V and 9.0V regulators whilst under a resistive loads and with input voltage on VBATT.

Note: , measure the power across the input and output current shunt resistors.

#### Test Data – 5.0V

| Measure the efficiency of the 5.0V regulator whilst under a resistive load and input voltage. | | | | | |
| --- | --- | --- | --- | --- | --- |
| Input Voltage | Power In | Power Out | Efficiency | Passing Criteria | Pass / Fail |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |

| Measure the efficiency of the 5.0V regulator whilst under a resistive load and input voltage. | | | | | |
| --- | --- | --- | --- | --- | --- |
| Input Voltage | Power In | Power Out | Efficiency | Passing Criteria | Pass / Fail |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |

| Measure the efficiency of the 5.0V regulator whilst under a resistive load and input voltage. | | | | | |
| --- | --- | --- | --- | --- | --- |
| Input Voltage | Power In | Power Out | Efficiency | Passing Criteria | Pass / Fail |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |

| Measure the efficiency of the 5.0V regulator whilst under a resistive load and input voltage. | | | | | |
| --- | --- | --- | --- | --- | --- |
| Input Voltage | Power In | Power Out | Efficiency | Passing Criteria | Pass / Fail |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |

| Measure the efficiency of the 5.0V regulator whilst under a resistive load and input voltage. | | | | | |
| --- | --- | --- | --- | --- | --- |
| Input Voltage | Power In | Power Out | Efficiency | Passing Criteria | Pass / Fail |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |

#### Test Data – 9.0V

| Measure the efficiency of the 9.0V regulator whilst under a resistive load and input voltage. | | | | | |
| --- | --- | --- | --- | --- | --- |
| Input Voltage | Power In | Power Out | Efficiency | Passing Criteria | Pass / Fail |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |

| Measure the efficiency of the 9.0V regulator whilst under a resistive load and input voltage. | | | | | |
| --- | --- | --- | --- | --- | --- |
| Input Voltage | Power In | Power Out | Efficiency | Passing Criteria | Pass / Fail |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |

| Measure the efficiency of the 9.0V regulator whilst under a resistive load and input voltage. | | | | | |
| --- | --- | --- | --- | --- | --- |
| Input Voltage | Power In | Power Out | Efficiency | Passing Criteria | Pass / Fail |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |

| Measure the efficiency of the 9.0V regulator whilst under a resistive load and input voltage. | | | | | |
| --- | --- | --- | --- | --- | --- |
| Input Voltage | Power In | Power Out | Efficiency | Passing Criteria | Pass / Fail |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |

| Measure the efficiency of the 9.0V regulator whilst under a resistive load and input voltage. | | | | | |
| --- | --- | --- | --- | --- | --- |
| Input Voltage | Power In | Power Out | Efficiency | Passing Criteria | Pass / Fail |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |

| Measure the efficiency of the 9.0V regulator whilst under a resistive load and input voltage. | | | | | |
| --- | --- | --- | --- | --- | --- |
| Input Voltage | Power In | Power Out | Efficiency | Passing Criteria | Pass / Fail |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |
|  |  |  |  |  | Pass |

#### Efficiency Plot

Create a plot of current versus efficiency with each input voltage.

#### Test Notes

Note that the 5V regulator switches to PFM mode around 50mA which is the source of the cliff in the efficiency.

### Current Limit

#### Test Instructions

Apply 3.7V to VBATT. For each regulator, apply an increasing load to its output until the current no longer increases. Measure voltage and current of the rail.

Note: The load will likely be increased by adding more resistors in parallel or decrease the load resistance.

#### Test Data

| Apply an increasing load to *3.3V* outputs until the current no longer increases | | | |
| --- | --- | --- | --- |
| *Regulator* | Max Current | Passing Criteria | Pass / Fail |
| 5.0V |  |  | Pass |
| 9.0V | 2 |  | Fail |

#### Test Notes

Once the 5V regulator reached its limit, it stopped regulating. Any higher load would pull directly from VBATT.

The 9V regulator has a switching current limit not output current limit so it did not max out the current as desired. Also, increasing the load to resulted in failure of the IC, not sure why.

### Load Response

#### Test Instructions

Apply 3.7V to VBATT. Apply the following loads to the both regulator outputs:

* No load to resistive load
* resistive load to no load
* No load to MLCC
* resistive load adding MLCC
* No load to short circuit
* Short circuit to no load
* resistive load to short circuit
* Short circuit to resistive load
* Short circuit continuous

Capture the voltage, and current of the rail under test and the voltage of *VBATT*. Validate the Comms does not misoperate in any way.

#### Test Data

| To each regulator output, apply no load to 200m resistive load | | | |
| --- | --- | --- | --- |
| Regulator | Capture voltage and current of the rail and the voltage of *VBATT* | Passing Criteria | Pass / Fail |
| 5.0V |  | No misoperation | Pass |
| 9.0V |  | No misoperation | Pass |

| To each regulator output, apply resistive load to no load | | | |
| --- | --- | --- | --- |
| Regulator | Capture voltage and current of the rail and the voltage of *VBATT* | Passing Criteria | Pass / Fail |
| 5.0V |  | No misoperation | Pass |
| 9.0V |  | No misoperation | Pass |

| To each regulator output, apply no load to MLCC | | | |
| --- | --- | --- | --- |
| Regulator | Capture voltage and current of the rail and the voltage of *VBATT* | Passing Criteria | Pass / Fail |
| 5.0V |  | No misoperation | Pass |
| 9.0V |  | No misoperation | Pass |

| To each regulator output, apply resistive load and add MLCC | | | |
| --- | --- | --- | --- |
| Regulator | Capture voltage and current of the rail and the voltage of *VBATT* | Passing Criteria | Pass / Fail |
| 5.0V |  | No misoperation | Pass |
| 9.0V |  | No misoperation | Pass |

| To each regulator output, apply no load to short circuit | | | |
| --- | --- | --- | --- |
| Regulator | Capture voltage and current of the rail and the voltage of *VBATT* | Passing Criteria | Pass / Fail |
| 5.0V |  | No misoperation | Pass |
| 9.0V |  | No misoperation | Pass |

| To each regulator output, apply short circuit to no load | | | |
| --- | --- | --- | --- |
| Regulator | Capture voltage and current of the rail and the voltage of *VBATT* | Passing Criteria | Pass / Fail |
| 5.0V |  | No misoperation | Pass |
| 9.0V |  | No misoperation | Pass |

| To each regulator output, apply resistive load to short circuit | | | |
| --- | --- | --- | --- |
| Regulator | Capture voltage and current of the rail and the voltage of *VBATT* | Passing Criteria | Pass / Fail |
| 5.0V |  | No misoperation | Pass |
| 9.0V |  | No misoperation | Pass |

| To each regulator output, apply short circuit to resistive load | | | |
| --- | --- | --- | --- |
| Regulator | Capture voltage and current of the rail and the voltage of *VBATT* | Passing Criteria | Pass / Fail |
| 5.0V |  | No misoperation | Pass |
| 9.0V |  | No misoperation | Pass |

| To each regulator output, apply short circuit continuous load | | | |
| --- | --- | --- | --- |
| Regulator | Capture voltage and current of the rail and the voltage of *VBATT* | Passing Criteria | Pass / Fail |
| 5.0V |  | No misoperation | Pass |
| 9.0V |  | No misoperation | Pass |

#### Test Notes

VBATT was sourced from the DC power supply set to . The EPS has overcurrent regulators on each power rail.

## Low Drop-Out Regulators

**Results: Pass**

**Test Configuration: Doug**

This test evaluates the circuit described in Low Drop-Out Regulators. More information on measuring noise/ripple as well as using an oscilloscope can be found on the Electrical Systems Team page of the Wiki under Tutorials and Resources

### Output Voltage

#### Test Instructions

Apply to VBATT and to 3.3V. Measure the voltage of the 3.3V-0 and 5.0V-0 LDO regulators under no load and under an resistive load.

Note: Measure the DC component with PLC[[39]](#footnote-39) > 100

#### Test Data

| Measure the voltage of the 3.3V-0 and 5.0V-0 LDO regulators under no load and under a resistive load | | | | |
| --- | --- | --- | --- | --- |
| Regulator | No Load Voltage | Load Voltage | Passing Criteria | Pass / Fail |
| 3.3V-0 |  |  |  | Pass |
| 5.0V-0 | Modulator always on |  |  | Pass |

#### Test Notes

Modulator has its enable pin always tied high. It was drawing 75mA.

### Output Ripple and Noise

#### Test Instructions

Apply 3.7V to VBATT and to 3.3V. Measure the ripple and noise of the 3.3V-0 and 5.0V-0 LDO regulators whilst under a resistive load.

Note: Measure the rms AC component with

#### Test Data

| Measure the ripple of the 3.3V-0 and 5.0V-0 LDO regulators whilst under a resistive load. | | | |
| --- | --- | --- | --- |
| Regulator | Measure the ripple | Passing Criteria | Pass / Fail |
| 3.3V-0 |  |  | Pass |
| 5.0V-0 |  |  | Pass |

#### Test Notes

Modulator has its enable pin always tied high. It was drawing 75mA.

## RF Clock Generators

**Results: Fail**

**Test Configuration: Doug**

This test evaluates the circuit described in RF Clock Generators.

### Reference Clock Supply

#### Test Instructions

Measure the voltage of each reference clock’s supply. Ensure the voltage, including noise and ripple, is .

#### Test Data

| Measure the voltage of each reference clock’s supply. | | | |
| --- | --- | --- | --- |
| RF Chain | Voltage | Passing Criteria | Pass / Fail |
| 700mm Uplink |  |  | Pass |
| 700mm Downlink |  |  | Pass |
| 230mm Downlink |  |  | Pass |

### Reference Clock Frequency

#### Test Instructions

Measure the frequency of each reference clock. Ensure the frequency is .

#### Test Data

| Measure the frequency of each reference clock output | | | |
| --- | --- | --- | --- |
| RF Chain | Oscillator output | Passing Criteria | Pass / Fail |
| 700mm Uplink |  |  | Pass |
| 700mm Downlink |  |  | Pass |
| 230mm Downlink |  |  | Pass |

#### Test Notes

We do not have a frequency counter, used oscilloscope.

### Output Frequency

#### Test Instructions

Configure each generator to output its frequency as follows. Use a spectrum analyzer to measure the output. Ensure the frequency is within and bandwidth is less than .

* 700mm Uplink:
* 700mm Downlink:
* 230mm Downlink:

Note: Measure the bandwidth at the point

#### Test Data

| Measure the frequency of each generator output with a spectrum analyzer | | | |
| --- | --- | --- | --- |
| RF Chain | Capture the generator output | Passing Criteria | Pass / Fail |
| 700mm Uplink |  |  | Pass |
| 700mm Downlink |  |  | Pass |
| 230mm Downlink |  |  | Fail |

#### Test Notes

Inductance for the 230mm Downlink is too small and therefore cannot oscillate.

## Differential Drivers

**Results: Pass**

**Test Configuration: Doug**

This test evaluates the circuit described in Differential Drivers.

### Test Instructions

Have the µController generate a square wave on each modulator input with a frequency of . Validate the waveform and voltage levels at the gain resistors.

### Test Data

| Have the µController generate a square wave on each modulator input with a frequency of . | | | |
| --- | --- | --- | --- |
| Signal | Capture the single ended and differential signals | Passing Criteria | Pass / Fail |
| 230 ID |  | Within 3  Signal Integrity | Pass |
| 230 QD |  | Within 3  Signal Integrity | Pass |
| 700 ID |  | Within 3  Signal Integrity | Pass |
| 700 QD |  | Within 3  Signal Integrity | Pass |

## Power Amplifier Bias

**Results: Pass**

**Test Configuration: Doug**

This test evaluates the circuit described in Power Amplifiers.

### Test Instructions

Have the µController sweep each power amplifier bias from duty cycle. Validate the output sweeps from with a linear relationship.

### Test Data

| Have the µController sweep each power amplifier bias from duty cycle. Validate the output sweeps from . | | | |
| --- | --- | --- | --- |
| RF Chain | Capture the sweep | Passing Criteria | Pass / Fail |
| 230mm |  |  | Pass |
| 700mm |  |  | Pass |

## RF Chain – 230mm Downlink

**Results: Fail**

**Test Configuration: Doug**

This test evaluates the circuit described in RF Modulators, Low Noise Amplifier, and Power Amplifiers.

### Test Instructions

Have the µController generate a QPSK modulated signal with pattern with a data rate of . Validate the following parameters:

* Power output of when power amplifier bias is set to maximum
* Spectral bandwidth of less than
* Distinct separation of symbols

### Test Data

| Have the µController generate a QPSK modulated signal with pattern with a data rate of on the 23 radio. | | | |
| --- | --- | --- | --- |
| Parameter | Value  (Scope or Spectrum Analyzer Capture) | Passing Criteria | Pass / Fail |
| Output Power |  |  |  |
| Spectral Bandwidth |  |  |  |

| Have the µController generate a QPSK modulated signal with pattern with a data rate of on the 23 radio. Use an SDR to demodulate into symbols | | |
| --- | --- | --- |
| Capture the I/Q signals (waveforms and constellation) | Passing Criteria | Pass / Fail |
|  | Distinct Symbols |  |

### Test Notes

RF clock generator does not oscillate, see 3.12.2.

## RF Chain – 700mm Downlink

**Results: Fail**

**Test Configuration: Doug**

This test evaluates the circuit described in RF Modulators, Low Noise Amplifier, and Power Amplifiers.

### Isolation Switch

#### Test Instructions

Have the µController gradually increase the power output of the downlink radio while the RF switch is set to downlink. Measure the power on the uplink radio input. Ensure this power does not exceed .

#### Test Data

| Have the µController gradually increase the power output of the downlink radio while the RF switch is set to downlink. Measure the power on the uplink radio input. Ensure this power does not exceed . | | |
| --- | --- | --- |
| Max power | Passing Criteria | Pass / Fail |
|  |  | Pass |

### Digital Modulation

#### Test Instructions

Have the µController generate a QPSK modulated signal with pattern with a data rate of on the radio. Validate the following parameters:

* Power output of when power amplifier bias is set to maximum
* Spectral bandwidth of less than
* Distinct separation of symbols

#### Test Data

| Have the µController generate a QPSK modulated signal with pattern with a data rate of on the radio. | | | |
| --- | --- | --- | --- |
| Parameter | Value  (Scope or Spectrum Analyzer Capture) | Passing Criteria | Pass / Fail |
| Output Power |  |  | Fail |
| Spectral Bandwidth | Too large |  | Fail |

| Have the µController generate a QPSK modulated signal with pattern with a data rate of on the radio. Use an SDR to demodulate into symbols | | |
| --- | --- | --- |
| Capture the I/Q signals (waveforms and constellation) | Passing Criteria | Pass / Fail |
|  | Distinct Symbols |  |

#### Test Notes

Need filtering on baseband and carrier signals to reduced spur power and bandwidth.

### Analog Modulation

#### Test Instructions

Have the µController generate an amplitude modulated audio signal on the radio. Validate the following parameters:

* Power output of when power amplifier bias is set to maximum
* Spectral bandwidth of less than
* Recognizable demodulated audio

#### Test Data

| Have the µController generate an amplitude modulated audio signal on the radio. | | | |
| --- | --- | --- | --- |
| Parameter | Value  (Scope or Spectrum Analyzer Capture) | Passing Criteria | Pass / Fail |
| Output Power |  |  |  |
| Spectral Bandwidth |  |  |  |

| Have the µController generate an amplitude modulated audio signal on the radio. Use an SDR to demodulate into audio. | | |
| --- | --- | --- |
| Capture the I/Q signals (waveforms) | Passing Criteria | Pass / Fail |
|  | Recognizable audio |  |

#### Test Notes

440Hz tone sounded correct. Need filtering on baseband and carrier signals

## RF Chain – 700mm Uplink

**Results: Fail**

**Test Configuration: Doug**

This test evaluates the circuit described in RF Demodulator, and Low Noise Amplifier.

### Test Instructions

Have a radio generate a QPSK modulated signal with pattern with a data rate of to transmit to the radio with a received power of . Validate the following parameters:

* Signal to noise ratio (SNR)
* Output voltage of
* Distinct separation of symbols

### Test Data

| Have a radio generate a QPSK modulated signal with pattern with a data rate of to transmit to the radio with a received power of . | | | |
| --- | --- | --- | --- |
| Parameter or Signal | Value  (Scope or Spectrum Analyzer Capture) | Passing Criteria | Pass / Fail |
| SNR |  |  |  |
| DEMOD\_ID |  |  | Fail |
| DEMOD\_QD |  |  | Fail |

| Have a radio generate a QPSK modulated signal with pattern with a data rate of to transmit to the radio with a received power of . | | |
| --- | --- | --- |
| Capture the I/Q signals (waveforms and constellation) | Passing Criteria | Pass / Fail |
|  | Distinct Symbols |  |

### Test Notes

Implement AGC and double the gain of differential to single ended amplifier. Connected a source of with LNA off, adjusted the input to be .

1. For more information, read [Wikipedia’s article](https://en.wikipedia.org/wiki/OSI_model) on the OSI model [↑](#footnote-ref-1)
2. For more information, read [Wikipedia’s article](https://en.wikipedia.org/wiki/Phase-shift_keying) on Phase Shift Keying (PSK) [↑](#footnote-ref-2)
3. [Free-space path loss](https://en.wikipedia.org/wiki/Free-space_path_loss) is proportional to frequency squared [↑](#footnote-ref-3)
4. A slower data rate has looser requirements for signal-to-noise ratio because there is more time to decode the symbol [↑](#footnote-ref-4)
5. Requirements COMMS-008, COMMS-009 [↑](#footnote-ref-5)
6. Open Systems Interconnection (OSI) Model [↑](#footnote-ref-6)
7. Requirements COMMS-001 [↑](#footnote-ref-7)
8. Requirement COMMS-005 [↑](#footnote-ref-8)
9. Requirement COMMS-006 [↑](#footnote-ref-9)
10. Requirement REQ-005 [↑](#footnote-ref-10)
11. CIS PN: [61-0003](https://github.com/CougsInSpace/Resources/tree/master/SupplierDocuments/61%20-%20%C2%B5Controller%20(and%20CLPD%2C%20FPGA%2C%20%20etc.)/61-0003) [↑](#footnote-ref-11)
12. For more information, see [ARM’s article](https://developer.arm.com/products/system-ip/coresight-debug-and-trace/coresight-architecture/serial-wire-debug) on SWD [↑](#footnote-ref-12)
13. For more information, see [Wikipedia’s article](https://en.wikipedia.org/wiki/JTAG) on JTAG [↑](#footnote-ref-13)
14. CIS PN: [09-0001](https://github.com/CougsInSpace/Resources/tree/master/SupplierDocuments/09%20-%20Communication%20IC/09-0001) [↑](#footnote-ref-14)
15. CIS PN: [27-0003](https://github.com/CougsInSpace/Resources/tree/master/SupplierDocuments/27%20-%20Conversion%20IC/27-0003) [↑](#footnote-ref-15)
16. For more information, see [Wikipedia’s article](https://en.wikipedia.org/wiki/Serial_Peripheral_Interface) on SPI [↑](#footnote-ref-16)
17. CIS PN: [29-0002](https://github.com/CougsInSpace/Resources/tree/master/SupplierDocuments/29%20-%20Memory/29-0002) [↑](#footnote-ref-17)
18. CIS PN: [08-0004](https://github.com/CougsInSpace/Resources/tree/master/SupplierDocuments/08%20-%20Amplifier%20(excluding%20RF)/08-0004) [↑](#footnote-ref-18)
19. CIS PN: [65-0005](https://github.com/CougsInSpace/Resources/tree/master/SupplierDocuments/60%20-%20Power%20IC/60-0005) [↑](#footnote-ref-19)
20. CIS PN: [60-0009](https://github.com/CougsInSpace/Resources/tree/master/SupplierDocuments/60%20-%20Power%20IC/60-0009) [↑](#footnote-ref-20)
21. Voltage difference between input and output [↑](#footnote-ref-21)
22. CIS PN: [65-0005](https://github.com/CougsInSpace/Resources/tree/master/SupplierDocuments/65%20-%20RF/65-0005) [↑](#footnote-ref-22)
23. CIS PN: [42-206B](https://github.com/CougsInSpace/Resources/tree/master/SupplierDocuments/42%20-%20Oscillator%20SMT/42-206B) [↑](#footnote-ref-23)
24. CIS PN: [27-0006](https://github.com/CougsInSpace/Resources/tree/master/SupplierDocuments/27%20-%20Conversion%20IC/27-0006) [↑](#footnote-ref-24)
25. CIS PN: [65-0002](https://github.com/CougsInSpace/Resources/tree/master/SupplierDocuments/65%20-%20RF/65-0002) [↑](#footnote-ref-25)
26. CIS PN: [65-0003](https://github.com/CougsInSpace/Resources/tree/master/SupplierDocuments/65%20-%20RF/65-0003) [↑](#footnote-ref-26)
27. CIS PN: [65-0004](https://github.com/CougsInSpace/Resources/tree/master/SupplierDocuments/65%20-%20RF/65-0004) [↑](#footnote-ref-27)
28. CSI PN: [08-0002](https://github.com/CougsInSpace/Resources/tree/master/SupplierDocuments/08%20-%20Amplifier%20(excluding%20RF)/08-0002) [↑](#footnote-ref-28)
29. CIS PN: [65-0008](https://github.com/CougsInSpace/Resources/tree/master/SupplierDocuments/65%20-%20RF/65-0008) [↑](#footnote-ref-29)
30. CIS PN: [65-0013](https://github.com/CougsInSpace/Resources/tree/master/SupplierDocuments/65%20-%20RF/65-0013) [↑](#footnote-ref-30)
31. CIS PN: [65-0012](https://github.com/CougsInSpace/Resources/tree/master/SupplierDocuments/65%20-%20RF/65-0012) [↑](#footnote-ref-31)
32. CIS PN: [65-0011](https://github.com/CougsInSpace/Resources/tree/master/SupplierDocuments/65%20-%20RF/65-0011) [↑](#footnote-ref-32)
33. See [backplane documentation](https://github.com/CougsInSpace/CougSat1-Hardware/blob/master/CougSat1-Backplane/Documentation/Backplane-Design.pdf) for details [↑](#footnote-ref-33)
34. For more information, read [Microwaves101’s article](https://www.microwaves101.com/encyclopedias/coplanar-waveguide) on CPW [↑](#footnote-ref-34)
35. For more information, see [Microwaves101’s article](https://www.microwaves101.com/encyclopedias/microstrip) on microstrips [↑](#footnote-ref-35)
36. For test 3.1, place files in the subfolder *“3.1”* and so on [↑](#footnote-ref-36)
37. Power Line Cycles: DMM setting to average during 100 cycles of the 60Hz wall outlet [↑](#footnote-ref-37)
38. Power Line Cycles: DMM setting to average during 100 cycles of the 60Hz wall outlet [↑](#footnote-ref-38)
39. Power Line Cycles: DMM setting to average during 100 cycles of the 60Hz wall outlet [↑](#footnote-ref-39)