

# Synchronous Rectification Driver IC

#### **General Description**

AT6902Z is a secondary side Synchronous Rectification driver IC to drive SR MOS replaces Schottky rectification diode for higher efficiency. With adaptive dead time control method, AT6902Z could operates in DCM and CCM safely without cross conduction issue. In system light load condition, AT6902Z enter light load mode and stop Gate switching result to less standby power loss.

The devices is available in SOP-8L package and require few external devices for operation.


_				
	ea	+.	11	00
	-0			

- □ Support Flyback , Forward Freewheeling Rectification operate in Multi-Mode DCM/CCM
- Quick Transient Response
- ☐ Intelligent Dead Time control
- □ VCC range from 4.7V~36V
- 350uA Low light Load Operation Current
- ☐ Sourcing 1A/Sinking 1.5A High Drive Capability Driver
- ☐ SOP-8L Package

#### **Applications**

- □ Server and Desktop Power Supplies
- □ Telecom Power Supplies
- □ Adaptor and Battery Charger
- □ Open Frame Switching Power Supplies

#### **Pin Configuration**



### Ordering and Marking Information

Order Number	Package	Top Marking
AT6902ZSP8	SOP-8L	AT6902Z

Note: Aplustek products are compatible with the current IPC/JEDEC

J-STD-020 requirement. They are halogen-free, RoHS compliant
and 100% matte tin (Sn) plating that are suitable for use in SnPb or
Pb-free soldering processes.



# **Typical Application Circuit**




Fig1.Flyback Low Side Synchronous Rectification




Fig2.Flyback High Side Synchronous Rectifier



## **Typical Application Circuit**





Fig3.Foward Freewheeling Rectification

### **Function Blocks**





# **Function Pin Description**

No.	Pin Name	Pin Function
1	ONDET	SYNC detection pin to turn on Gate.
2	GD	GATE off to SYNC high delay setting input pin.
3	DYN	Duty Dynamic change.
4	LL/EN	Light Load and Enable Setting Pin.
5	GND	Ground.
6	GATE	Gate Driving pin. Connect to MOSFET gate pin directly or through a
		resistor.
7	VCC	Supply Voltage pin.
8	SYNC	The SYNC pin is used to detect VDS of SR MOSFET

## **Absolute Maximum Ratings**

(Note1)	
Supply Input Voltage, V <sub>cc</sub>	
SYNC to GND DC	
LL/EN,DYN,GD,ONDET to GND DC	
Gate to GND DC	
Storage Temperature Range	
Junction Temperature	
Lead Temperature Range(Soldering 10sec)	260°C
ESD Rating (Note2)	
HBM(Human Body Mode)	2KV
MM(Machine Mode)	200V
Thermal Characteristics	
Package Thermal Resistance (Note3)	
SOP-8L $\theta_{JA}$	160°C/W
Power Dissipation, PD @ TA = 25°C	
SOP-8I	0.6W





### **Electrical Characteristics**

(  $V_{\rm CC}$  = 12V,  $T_{\rm A}$  = +25°C unless otherwise specified.)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
VCC Supply Input Section					•	
VCC operation range			4.7		36	V
VCC UVLO threshold	VCC,on	VCC Rising		4.4		V
	VCC,off	VCC Falling		4.2		V
Over Voltage Protection Voltage	VCC,ovp		36	38	40	V
Normal Operation Current	Іор	CL=5nF, 50kHz Switching Frequency		3.8		mA
Shutdown current	ISD	LL/EN=0V,VCC=40V		90		uA
Light Load current with	ICC_LL	SYNC=0V,VCC=0V		350		uA
ONDET,GD,DYN,LL/EN open						
SYNC Section						
Positive Clamp Voltage		Isouce=1mA		4.1		V
Negative Clamp Voltage		Isink=1mA		-0.6		V
Arming Threshold for Next Gate On	Vsync_arm			2.5		V
Threshold for On Detection	Vsync_det			1		V
Threshold for Diode Detection				-8		mV
Input Impedance to GND	Rsync			10		kohm
Recommend SYNC Voltage as	Vsync_recom	for MOS Drain to SYNC	1.6		2.1	V
MOS Drain Voltage = Output		Resistor Setting				
Voltage						
Recommend SYNC Resistor to	Rsync_ext	Output Voltage=5V		18		kohm
MOS Drain		Output Voltage=12V		56		kohm
Threshold to Increase Input		RDYN<5k		1.6		V
Impedance to GND as Adaptive						
Rsync Enable						
Threshold to Decrease Input		RDYN<5k		2.1		V
Impedance to GND as Adaptive						
Rsync Enable						
Blanking Time of SYNC Sense				1		uS
after SYNC arming						





### **Electrical Characteristics**

(  $V_{CC}$  = 12V,  $T_A$  = +25°C unless otherwise specified.)

Parameter	Symbol	<b>Test Conditions</b>	Min	Тур	Max	Units
ONDET Section						
Time Period Between Two	Tondet	RONDET=100kOhm		40		nS
Threshold in SYNC for Gate Turn						
On Detection						
Recommend Resistor Range for			33		330	kohm
ONDET Setting						
Internal time period between two		RONDET<5kohm		40		nS
threshold in SYNC for Gate turn						
on detection						
Resistor to GND to Enable			1			Mohm
Adaptive Gate turn on detection						
GD Section	1		•		'	1
Time Period Between Gate Turn-	Tpd	RGD=51k ohm		440		nS
off to SYNC high						
Recommend Resistor Range for			33		330	kohm
GD Setting						
Internal time period between two	Tpdi	RGD>1Meg ohm or		640		nS
threshold in SYNC for Gate turn		RGD<5k ohm				
off to SYNC high						
On time change trigger cross		RGD>33k ohm		400		nS
protection		RGD<5k ohm		600		nS
DYN Section	•				•	
On Time Change Rate	Tdyn	RDYN=100kOhm, and		2		uS/mS
		50kHz Square signal in				
		SYNC				
Recommend Resistor Range			33		330	kohm
Internal on time change rate	Tdyni	RDYN>1Meg ohm or		2		uS/mS
		RDYN<5k ohm and 50kHz				
		Square signal in SYNC				
Resister to GND to enable					5	kohm
Adaptive Rsync						
LL/EN Section						
Enable Threshold	Ven			0.4		V





### **Electrical Characteristics**

(  $V_{\rm CC}$  = 12V,  $T_{\rm A}$  = +25°C unless otherwise specified.)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
Output Current	ILL			10		uA
On Time to Enter Light Load	TII_entry	RLL=100kOhm		2.9		uS
Number of Cycle to Enter Light				128		Cycle
Load						
On Time to Exit Light Load	TII_exit	RLL=100kOhm		3.3		uS
Number of Cycle to Exit Light				4		Cycle
Load						
Recommend Resistor Range			50		200	kohm
Internal On time to enter light load	TII_entryi	RLL>1Meg ohm, used for		780		nS
		disable light load				
Gate Section						
Off time to enter sleep mode	Tslp_entry	for burst mode operation		100		uS
Number of Cycle to Exit sleep				28		Cycle
mode						
Maximum On Time	Ton_max			25		uS
Minimum On Time	Ton_min			410		nS
Output Voltage Low	Vol	VCC=12V, Io=20mA			0.05	V
		Sinking				
Output Voltage High	Voh	VCC=12V, Io=20mA	8			V
		Sourcing				
Rising Time	tr	CL=5nF		30		nS
Falling Time	tf	CL=5nF		12		nS
Gate Voltage Clamping	Vgate(clamp)	VCC=36V	9.5	11.5	13.5	V
Disable Pull High PMOS	Vpmos_on			10.5		V
Pull Low Impedance				10		kohm
Maximum Switching	fsw_max		400			kHz
Frequency						
TSD Section					•	
Internal Thermal Protection	TSD_int			150		Degre
						e
Hysteresis of Thermal	TSD_int_hys			20		Degre
Protection						е