

# High-Efficiency CRM/CCM Multi-Mode Operation Power Factor Correction Controller

### **General Description**

AT6102Z is a active power factor corrected controller to drive PFC boost stages base on ATK patented Pseudo Digital Control(PDC) method.

In PDC loop ,AT6102Z classically operates in Critical conduction Mode(CRM) when the inductor current below a programmable value.

When the current is exceed this preset level ,the AT6102Z natural change to Continuous conduction Mode(CCM). The loop stability and response is controlled by PDC Loop. AT6102Z features a robust suite of protection features to properly handle an array of power supply operating and fault condition.

The devices is available in SOP-10L package and require few external devices for operation.

#### **Features**

- □ Pseudo Digital Control Loop without Analog multiplier(patent protected)
- □ Quick Transient Response
- ☐ Intelligent AC Power Sag Protection
- Multi-Mode CRM/CCM operation
- □ Programmable CCM Operation Frequency 18kHz~130kHz
- ☐ Sourcing 1A/Sinking 1A High Drive Cability Driver
- □ Brown In/Out protection
- ☐ Bias-Supply UVLO, Over-Voltage Protection, Open-Loop Detection,
- □ SOP-10L Package

### **Applications**


- ☐ High Efficiency Server and Desktop Power Supplies
- □ Telecom Rectifiers
- ☐ High Power Adaptor
- ☐ Off Line Appliances Requiring Power Factor Correction

#### Ordering and Marking Information

Order Number Package		Top Marking			
AT6102ZSPA	SOP-10L	AT6102Z			


Note: Aplustek products are compatible with the current IPC/JEDEC J-STD-020 requirement. They are halogen-free, RoHS compliant and 100% matte tin (Sn) plating that are suitable for use in SnPb or Pb-free soldering processes.

### **Pin Configuration**






## **Typical Application Circuit**





#### **Function Blocks**



## **Function Pin Description**

No.	Pin Name	Pin Function
1	COMPI	Current error amplifier output.
2	VAC	AC line sense input pin.
3	cs	PFC current sense.
4	ZCD	Zero current detect input Pin.
5	RT	CCM switching Frequency input pin.
6	GND	Ground.
7	Gate	Gate Driver output Pin.
8	VCC	Positive Supply for AT6101Z.
9	FB	Voltage error amplifier input.
10	COMPV	Voltage error amplifier output.



## **Absolute Maximum Ratings**

(Note1)	
Supply Input Voltage, V <sub>cc</sub>	
CS to GND DC	
Gate to GND DC	
COMPI,VAC,ZCD,RT,FB,COMPV to GND DC	
Storage Temperature Range	
Junction Temperature	
Lead Temperature Range(Soldering 10sec)	260°C
ESD Rating (Note2)	
HBM(Human Body Mode)	2KV
MM(Mechine Mode)	200V
Thermal Characteristics	
Package Thermal Resistance (Note3)	400000
SOP-10L $\theta_{JA}$	120°C/VV

### **Electrical Characteristics**

Power Dissipation, PD @ TA = 25°C SOP10-10L -----

(  $V_{CC}$  = 12V,  $T_{A}$  = +25°C unless otherwise specified.)

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	
VCC Supply Input Section							
VCC operation range			10		21	V	
VCC UVLO threshold	V <sub>CC,on</sub>	VCC Rising		10		V	
	$V_{\rm CC,off}$	VCC Falling		8		V	
Over Voltage Protection Voltage	V <sub>CC,ovp</sub>			24		٧	
Inter Zener Clamp	V <sub>CC,clamp</sub>	IVCC=10mA ,CL=0		27		<b>V</b>	
Startup current	CC,start			35	70	uA	
Normal operation current	CC_op	CL=2nF		2.5	3.5	mA	
VAC Section	•					•	
Brown In Threshold	VAC_brown_in			1		٧	
Brown In Debounce Time	Tdeb_brown_in			200		uS	
Brown Out Threshold	VAC_brown_out			0.94		٧	
Brown Out Debounce Time	Tdeb_brown_out			440		mS	
Pull low Impedance	ZVAC			500		kohm	
High Line Threshold	VAC_hline	Sweep VAC from low to high		2.35		V	
Low Line Threshold	VAC_lline	Sweep VAC from high to low		2.1		٧	
Low Threshold for Valley Detect	VAC_valley_l			0.35		٧	
High Threshold for Valley Detect	VAC_valley_h			0.72		٧	
SAG Debounce Time	Tdeb_sag			5		mS	
Product of VAC Peak and Internal VAC Peak				5.4		V*V	





Parameter	Symbol	Test Conditions	Min	Тур	Max	Units	
CS Section							
Delay to Output				250		nS	
Threshold to off PWM at low Line	VCS_max_lline			-1.56		V	
Threshold to off PWM at Ihigh Line	VCS_max_hline			-0.94		V	
Input Impedance	zcs		20			kohm	
Max Fain of CS over Internal VAC				0.2		V/V	
ZCD Section							
Negative Clamp Voltage	VZCD_clamp_l			-0.6		٧	
Positive Clamp Voltage	VZCD_clamp_h			6.1		V	
Falling Threshold for Zero Current Detection	VZCD_zero_fall	Sweep ZCD from high to low		0.4		V	
Rising Threshold for Zero Current Detection	VZCD_zero_rise	Sweep ZCD from low to high		0.5		V	
Threshold to Keep low to off CRM mode	VZCD_crm_off			0.4		٧	
Threshold to Keep high to off PWM mode	VZCD_pwm_off			0.5		V	
RT Section							
Nominal Frequency	fosc	connect 100kohm to GND		65		kHz	
Resister Range			40		400	kohm	
Frequency Variation vs.VCC					2	%	
Frequency Variation vs. Temperature					2	%	
COMPI Section			L				
Transconductance	gm_compi			72		uohm	
Input Offset Voltage	vos_compi		-1		1	mV	
Max Sink Current	lsink_max_compi			-36		uA	
Max Source Current	lsource_max_com- pi			36		uA	
Clamp High Voltage	VCOMPI_clamp_h			4.3		٧	
Clamp Low Voltage	VCOMPI_clamp_I			0.52		٧	
Threshold for Zero Duty	VCOMPI_zero			0.77		V	

**Note 1.** Exceeding these limits may impaire the life of the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.

Note 2.  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. The exposed pad of the package is soldered directly on the PCB.





Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
COMPV Section		1		•		1
Transconductance	gm_compv			72		uohm
Input difference with GM Boost	Vdiff_gn_boost			-100		mV
Transconductance with GM Boost	gm_compvl_boost			163		uohm
Max Sink Current	lsink_max_compv			36		uA
Max Source Current	Isource_max_compv			36		uA
Clamp High Voltage	VCOMPV_clamp_h			4.3		V
Clamp Low Voltage	VCOMPV_clamp_l			0.72		V
Threshold for Zero Duty	VCOMPV_bs			0.8		V
FB Section						•
Reference Voltage at High Feedback Mode	Vref_FB_hfb			2.515		٧
Threshold for FB OVP	VFB_ovp	Sweep FB from Low to High		2.75		V
Hysteresis of FB OVP Threshold				200		mV
Threshold for PGB Pull Low	VFB_pgb_on			2.2		V
Threshold to off PWM	VFB_pwm_off			0.4		V
Gate Section	•	•		-		
Maximum Duty Cycle	Dmax			98		%
Output Voltage Low	Vol	VCC=12V,lo=20mA Sinking			0.15	V
Output Voltage High	Voh	VCC=12V,lo=20mA Sinking	10			V
Rising Time	tr	CL=2nF,VGATE from 2V to 6V		30		nS
Falling Time	tf	CL=2nF,VGATE from 6V to 2V		10		nS
Gate Clamping Voltage	Vgate_clamp	VCC=21V	12	15	18	V
TSD Section						
Internal Thermal Protection	TSD_int			150		Degr- ee
Hysteresis of Thermal Protection	TSD_int_hys			20		


**Note 1.** Exceeding these limits may impaire the life of the device. Exposure to absolute maximum rating conditions for long periods may affect device reliability.


Note 2.  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air. The exposed pad of the package is soldered directly on the PCB.




## **Package Information**


SOP-10L





#### Recommended Solder Pad Layout





#### Note

- 1. Package Outline Unit Description:
  - BSC: Basic. Represents theoretical exact dimension .
  - MAX: Maximum dimension specified.
  - MIN: Minimum dimension specified.
  - REF: Represents dimension for reference use only. The value is not the device specification.
  - TYP: Represents as a typical value. The value is not the device specification.
- 2. All linear dimensions are in Millimeters.