

# **EE224**

## **Course Project**

Arin Weling: 22BI230

Chiransh Somani: 22BI202

Sathvik Reddy: 22B3946

Tanish Raghute: 22B3974

# EE 224 PROJECT DESIGN DOCUMENT

## FSM

ADD (R)




SUB (R)




MUL (R)




ADI (I)



AND (R)




ORA (R)



IMP (R)




LHI (J)




LHI (J)




LW (I)



SW (I)




BEQ (I)



JAL (I)



JLR (I)





# Flowcharts & Controls

S1: Fetch instruction, update Program Counter, store updated program counter value in temporary register Tpc as well

## Flowchart:

'111' → RF\_A1  
 RF\_D1 → MEM\_Add  
 MEM\_DataOut → IR  
 RF\_D1 → ALU\_A  
 +2 → ALU\_B  
 ALU\_C → Tpc  
 ALU\_C → RF\_D3  
 '111' → RF\_A3

Controls: (the ~~ones~~ mentioned here are set to 1, unless otherwise mentioned)

MEM\_R } MEMORY  
 ADD(0000) } ALU (select lines)  
 Tpc\_WE } Tpc  
 RF\_WE } RF

↳ Apart from this, registers inside the RF are selected enabled by a combinational function of the bits in RF\_A3. ⇒ Enable for R<sub>5</sub> (example)

$$= (RF\_WE) \text{ AND } (A3(2)) \text{ AND } (\text{NOT } A3(1))$$

S2: Store operands for CRJ type instructions in T1 and T2, update the value of Tpc, which will then hold  $PC+2 + \frac{IMM*2}{(0-5)}$  if it is an (I) type instruction

## Flowchart:

IR<sub>9-11</sub> → RF\_A1  
 IR<sub>6-8</sub> → RF\_A2  
 RF\_D1 → T1  
 RF\_D2 → T2  
 IR<sub>0-5</sub> → SE\_in  
 SE\_out → LS\_in  
 LS\_out → ALU\_B  
 Tpc → ALU\_A  
 ALU\_C → Tpc

## Controls:

T1\_WE } T1  
 T2\_WE } T2  
 SE\_sel = 0 } SE (select line) → left padding  
 Tpc\_WE } Tpc  
 ADD(0000) } ALU (select lines)



S3: The execution phase, for all (R) type instructions, BEQ (I) and ADI (I), the updating of registers and operands in the ALU are controlled by ADI, BEQ, and Z' bits, as select lines of MUXes or combinational functions fed to RF-WE (writable)

Flowchart:

IR<sub>0-5</sub> → SE-in  
 T1 → ALU-A  
 if (ADI == '1') then  
 SE-out → ALU-B  
 else  
 T2 → ALU-B  
 if (Z == '1') then  
 Tpc → RF-D3  
 else  
 ALU-C → RF-D3  
 if (Z == '0' and ADI == '0') then  
 IR<sub>3-5</sub> → RF-A3  
 elseif (Z == '0' and ADI == '1') then  
 IR<sub>6-8</sub> → RF-A3  
 elseif (Z == '1' and ADI == '0') then  
 '111' → RF-A3

Controls:

~~SE-Sel = IR(12) } SE (select lines)~~ ✓  
 RF-WE =  $\overline{\text{BEQ}} + \text{Z} \cdot \text{BEQ}$  } RF  
 SE-Sel = '0' } SE (select lines)  
 IR<sub>12-15</sub> (opcode) } ALU (select lines)

S4: For LHI, RHI instructions, this state involves left extending or right extending immediates in (J) type instructions, and updating RegA with the value.

Flowchart

IR<sub>0-8</sub> → SE-in  
 SE-out → RF-D3  
 IR<sub>9-11</sub> → RF-A3

Controls:

SE-Sel = IR(12) } SE  
 RF-WE } RF



S5: This state involves computation of the Address in load instruction and accessing the memory to update the value in the RF.

### Flowchart:

IR<sub>0-5</sub> → SE\_in  
SE\_out → ALU\_B  
T2 → ALU\_A  
ALU\_C → MEM\_Add  
MEM\_DataOut → RF\_D3  
IR<sub>6-11</sub> → RF\_A3

### Controls:

SE\_sel = '0' } SE  
ADD ('cccc') } ALU (select lines)  
MEM\_R } MEMORY  
RF\_WE } RF

S6: This state, in the store instruction computes the address using RegB value stored in T2 and stores the RegA value in the memory.

### Flowchart:

IR<sub>0-5</sub> → SE\_in  
SE\_out → ALU\_B  
T2 → ALU\_A  
ALU\_C → MEM\_Add  
T1 → MEM\_DataIn

### Controls:

SE\_sel = '0' } SE  
ADD (cccc) } ALU (select lines)  
MEM\_W } MEMORY

S7: Used in JAL & JLR instructions, this state stores the ~~instn~~ Program counter value in another register in RF.

### Flowchart:

'111' → RF\_A1  
RF\_D1 → RF\_D3  
IR<sub>6-11</sub> → RF\_A3

### Controls:

RF\_WE } RF



S8: For the JAL instruction, we use the value  $PC + 2 + \text{IMM}_2$  stored ~~initially~~ <sup>using</sup> in  $T_{pc}$  ( $CS_2$  is skipped for these instructions) and IMMEDIATE. This value is stored in the RF.

### Flowchart:

$IR_{0-5} \rightarrow SE\_in$   
 $SE\_out \rightarrow LS\_in$   
 $LS\_out \rightarrow ALU\_B$   
 $T_{pc} \rightarrow ALU\_A$   
 $ALU\_C \rightarrow RF\_D3$   
'111'  $\rightarrow RF\_A3$

### Controls:

$SE\_Sel = '0' \} SE$   
 $ADD(0000) \} ALU \text{ (select lines)}$   
 $RF\_WE \} RF$

S9: For the JLR instruction, we directly update PC with the value stored in Reg B.

### Flowchart:


$IR_{6-8} \rightarrow RF\_A2$   
 $RF\_D2 \rightarrow RF\_D3$   
'111'  $\rightarrow RF\_A3$

### Controls:


$RF\_WE \} RF$

\* Control bits corresponding to the Muxes at ~~each~~ each input of the components are made clear from the component diagrams, and the data flowcharts indicating which input is taken.

# FINAL FSM




# Register file






# ALU






# Memory







# Temporary Registers



## Left Shifter




## Sign Extender (S.E)






Component Diagrams

Tuesday, 14 November 2023 9:52 PM




(Only connections shown here)	STATES	S1	S2	S3	S4	S5	S6	S7	S8	S9	S10
	INPUT										
A		RF_D1	TPC	T1	-	X	T2	T2	X	RF_D1	X
B		000000 000000 01	SE(6-16)	ADI MUX	-	X	SE(6-16)	SE(6-16)	X	SE(6-16)	X
SEL		ADD (0000)	ADD (0000)	IR(15 down to 12)	-	X	ADD (0000)	ADD (0000)	X	ADD (0000)	X
OUTPUT	S										
		C	TPC, RF_D3 RF_WE	TPC	Z MUX (0)	-	X	Mem_A dd	Mem_A dd	RF_D3	X




	STATES	S1	S2	S3	S4	S5	S6	S7	S8	S9	S10
INPUT											
RF_A1		111	IR(3-11)	X	-	X	X	X	111	111	X
RF_A2		X	IR(6-8)	X	-	X	X	X	X	X	IR(6-8)
RF_A3		111	X	2&ADI MUX    IR3-5 (Z=0, ADI=0)/ '111'(Z=1 ,ADI=0)/ IR(6-8) (Z=0,ADI =1)	-	IR(3-11)	IR(3-11)	X	IR(3-11)	111	111
RF_D3		ALU_C	X	2 MUX    ALU_C (Z=0) / T3	-	SE out	Mem_d ata	X	RF_D1	ALU_C	RF_D2
RF_WE		1	0	~BEQ1 BEQ2 (USE DECODE R)	-	1	1	0	1	1	1
OUTPUT	S										
RF_D1		Mem_d ata ALU_A	T1	X	-	X	X	X	RF_D3	ALU_A	X
RF_D2		X	T2	X	-	X	X	X	X	X	RF_D3

ALL




(Only connect ones shown here)	STATES	S1	S2	S3	S4 XXX	S5	S6	S7	S8	S9	S10
INPUT											
SE_in	X	000 & R(0-5)	000 & R(0-5)	-	R(0-8)	000 & R(0-5)	000 & R(0-5)	X	000 & R(0-5)	X	
SEL	X	0	0	-	NOT R(12)	0	0	X	0	X	
OUTPUT											
SE_out	X	ALU_B	ALU_MUX	-	RF_D3	ALU_B	ALU_B	X	ALU_B	X	




	STATES	S1	S2	S3	S4 XXX	S5	S6	S7	S8	S9	S10
INPUT											
MEM_Add		RF_D1	X	X	-	X	ALU_C	ALU_C	X	X	X
MEM_DataIn		X	X	X	-	X	X	T1	X	X	X
MEM_R		1	0	0	-	0	1	0	0	0	0
MEM_W		0	0	0	-	0	0	1	0	0	0
OUTPUT											
MEM_DataOut		IR	X	X	-	X	RF_D3	X	X	X	X








(Only connections shown here)	STATUS	S1	S2	S3	S4 XXX	S5	S6	S7	S8	S9	S10
INPUT											
T1_In	X	RF_D1	X	-	X	X	X	X	X	X	X
T1_WE	0	1	0	-	0	0	0	0	0	0	0
OUTPUT											
T1_Out	X	X	ALL_A	-	X	X	MEM_DataIn	X	X	X	X
VALUE											
T1_Value	X	X	RF_D0	-	X	RF_D0	RF_D0	X	X	X	X



(Only connections shown here)	STATUS	S1	S2	S3	S4 XXX	S5	S6	S7	S8	S9	S10
INPUT											
T2_In	X	RF_D0	X	-	X	X	X	X	X	X	X
T2_WE	0	1	0	-	0	0	0	0	0	0	0
OUTPUT											
T2_Out	X	X	AD1 MUX (AD1=0)	-	X	ALL_A	ALL_A	X	X	X	X
VALUE											
T2_Value	X	X	RF_D0	-	X	RF_D0	RF_D0	X	X	X	X



(Only connections shown here)	STATUS	S1	S2	S3	S4 XXX	S5	S6	S7	S8	S9	S10
INPUT											
Tpc_In		ALL_C	ALL_C	X	-	X	X	X	X	X	X
Tpc_WE	1	1	0	-	0	0	0	0	0	0	0
OUTPUT											
Tpc_Out	X	ALL_A	Z MUX (Z=1)	-	X	ALL_A	ALL_A	X	X	X	X
VALUE											
Tpc_Value	X	PC[reg]+1	PC[reg]+1+MM	-	X	RF_D0	RF_D0	X	X	X	X