	19-02-10) Julius Putra 1	Гапи Setiaji, page 1	of 2					
		ng Language						
	nta Types size	of range						
Туре		2s complen	nent	thus (-2^{31}) to (2^3)	1 - 1)		
int 4 bytes 2s complement, thus (-2 ³¹) to (2 ³¹ - 1) OR (-2,147,483,648 to 2,147,483,647)								
float 4 bytes 1-bit sign, 8-bit exponent (excess-127), 23-bit mantissa								
doub					nent (exces			ntissa
char	1 byt				y bit), A is	100 0001		
		sa there is an implici	t lead	ling b	ıt I			
1.2 Fc	ormat Specifie				Torms	- C	_	
%с	Type char	fn printf/scanf		%f	Type float	fn scanf	_	
%d	char	printf/scanf		%1f	double	scanf	-	
%f	float/doub	le printf		%р	pointers	print	f	
1.3 Es	cape Sequenc	es						
	Meaning	Meaning						
\n	new line	\" double-quot	e "					
\t	tab	% percent %						
	isc							
	rt-circuit evalu							
	umbering S	* .						
	ata Representa te = 8 bits	ation						
		nt up to 2^n values. T	hus.	to pre	sent m valu	es. Floga	m] is reau	iired
		ry Conversion	,	F		/182		
		rs: repeated division	-bv-2	! (look	at remaind	er)		
		eated multiplication						
		of Signed Binary Nu			•			
		Negation		Ra	nge		Zeroes	
Sign-	and-	invert the sign	bit	-(2	$2^{n-1}-1$) to 2	n-1 - 1	+0 ₁₀ ar	nd -0 ₁₀
Magı	nitude	(leading bit)						
1s Co	omplement	invert all the bits			$2^{n-1}-1$) to 2		+0 ₁₀ ar	nd -0 ₁₀
2s Co	omplement	invert all the bits,	then	-2	$^{n-1}$ to 2^{n-1}	-1	$+0_{10}$	
D 11	C.1 1	add 1	c·	· D.·/				
		the MSB (Most Signi	ncan	t Bit) i	represents s	ıgn.		
	Sign-and-Ma	•	1.1.)	1.27	1- 127			
		11 1111) to (0111 11: = +0 ₁₀ and 1000 00			0 to +12/10	1		
• e o	(0011 0100)	= +010 and 1000 00 $= +52$	10. (-010 1001 (011) = -(001 0011	$1)_2 = -(19)$)10
		ent (Diminished Ra			011/sm	001 001	.)2 (1)	/10
	ation: $-x = 2^n$,					
		00 0000) to (0111 11	11) =	-1271	o to +12710			
		$0) = +0_{10}$ and (1111)				'		
		$=(000011110)_2=(14$				(0000 11	$(10)_2 = -(1)_2$	$(4)_{10}$
2.3.3	2s Compleme	ent (Radix complem	ent)					
 Neg 	ation: $-x = 2^n$	- x						
		$00\ 0000) = -128_{10}$ to	(011	1 1111	$1) = +127_{10}$			
 Zero 	o: (0000 0000)	$=+0_{10}$			0040)	(0000 44		
		$=(0000\ 1110)_2=(14$	Ł)10, ((1111	$(0010)_{2s} = -$	(0000 11	$10)_2 = -(1)_1$	4)10
	Excess-k	set binary. Use 0000	to re	nrecei	at _k (lowes	t numbe	r noccihla	2)
		h n -bit number, $k = 2$			it k (lowes	t mumbe	1 possibio	-)
	Comparison	n = n	-	1				
	e Sign-and	- 1s Comp	e-	2s	Comple-	Excess	-8	Value
vuiu	Magnitud	de ment	.	men	t	DACCOS		varue
+7	0111	0111		0111		1111		+7
+6	0110	0110		0110		1110		+6
+5	0101	0101		0101		1101		+5
+4	0100	0100	\rightarrow	0100		1100 1011		+4
+2	0011	0011	-+	0010		1010		+2
+1	0001	0001		0001		1001		+1
+0	0000	0000	耳	0000		1000		+0
-0 -1	1000	1111	-	1111		0111		-0 -1
-2	1010	1110	+	1111		0110		-2
-3	1011	1100	\dashv	1101		0101		-3
-4	1100	1011		1100		0100		-4
-5 -6	1101	1010	\dashv	1011		0011		-5 -6

CS2100 Midterms Cheatsheet v1.2

(2019-02-10)

1110

1111

1000

1001

1000

0001

0000

1 10000001 1010000000000000000000	• S				
Hence, $1100\ 0000\ 1101\ 0000\ 0000\ 0000\ 0000_2 = C0D00000_{16}$	• A				
(as float = -6.5 , as int = $-1,060,110,336$)	is				
3 Pointers and Functions	• G				
3.1 Pointers	•				
New unary operators: * and &					
 Convention: int *abc; AND void f(int *); 	• N				
3.2 Functions	7.2				
• Function prototype (just the type of its parameters): e.g. void g(int, int);	• E				
Variable scoping: by functions					
4 Arrays, Strings, Structures	•				
4.1 Arrays	• A				
Array is a homogeneous collection of data, occupying contiguous memory locations.	a				
• When initialised with fewer values than elements, the rest are initialised as 0 (for int).	7.3				
• Equivalence: value: *(arr+2) == arr[2] and memory location: arr + 2 == &arr[2]	Am				
4.2 String	Co				
• An array of characters, terminated by a null character '\0' (ASCII value: 0)	7.4				
• Initialising: char str[4] = "egg"; or char str[4] = {'e', 'g', 'g', '\0'};	, • I1				
 Read from stdin: fgets(str, size, stdin); // reads until (size - 1) or '\n and scanf("%s", str); // reads until whitespace 	•				
(note that fgets also reads in '\n')					
• Print to stdout: puts(str); which is equivalent to printf("%s\n", str);	•				
• String functions:					
- strlen(s): returns the no of chars in s	١.				
- strcmp(s1, s2): compare ASCII values of corresponding characters, returns Z ⁺ :	f • Iı				
s1 is lexographically greater, 0 if equal, Z otherwise	(2				
- strncmp(s1, s2, n): compare first n chars of s1 and s2	7.5				
- strcpy(s1, s2): copy the string pointed by s2 into array pointed by s1, returns s	1 . E				
E.g. char s[4]; strcpy(s, "asdfgh"); $//$ s == {'a', 's', 'd', '\0'};	•				
- strncpt(s1, s2, n): copy the first <i>n</i> chars of string pointed by s2 to s1					
4.3 Structures					
Structures allow grouping of heterogeneous members of different types.					
• Assignment result2 = result1; copies the entire structure.					
Passing structure to function: the entire structure is copied. Alternatively, to change original structure one can use pointer. Syntactic suggestions.	8				
 Alternatively, to change original structure, one can use pointer. Syntactic suga (*player_ptr).name == player_ptr->name; 	- 1				
• E.g.:	For				
	• F				
typedef struct {	• D				
^^Iint day, month, year; } date_t;	• 0				
typedef struct {	• E				
∼Iint stuNum;	• R				
^\Idate_t birthday;	8.2 • A				
<pre>} student_t; student t s1 = {1049858, {31, 12, 2020}}; // s1.birthday.month == 2020</pre>	• R				
	W				
5 C for Hardware Programming	l w				
5.1 Code Compilation Process	• N				
C Program (.c) -> Preprocessor -> Preprocessed code (.i) -> Compiler -> Assembly code					
(.asm) -> Assembler -> Object code (.o) -> Linker -> Executable (.hex)					
1					

2.4 Operation on binary numbers

Algorithm for **Subtraction**: A - B = A + (-B)

sulting numbers must be the same too.

2.4.1 2s Complement on Addition

2.4.2 1s Complement on Addition

+7 0111 (No overflow) -7 (1)0111

result. (3) Check for overflow. Example, 1s Complement 4-bit

Example, 2s Complement 4-bit

+3 0011 +4 0100

+3 0011 +4 0100

2.5 Floating Point

Sign Exponent

Algorithm for Overflow Check: if MSB of first and second are the same, then MSB of re

+7 0111 (No overflow) -8 (1)1000 (No overflow) -9 (1)0111 (Overflow!)

Algorithm: (1) Perform binary addition. (2) If there is carry out of the MSB, add 1 to the

1000 (No overflow)

1101

1010

1001

0110 (Overflow!)

-9 (1)0101

1110

1010

1010

• Single precision 32 bits: 1-bit sign, 8-bit exponent (excess-127), 23-bit mantissa

Double precision 64 bits: 1-bit sign, 11-bit exponent (excess-1023), 52-bit mantissa

-2 -6

-5

Mantissa

```
Algorithm: (1) Perform binary addition. (2) Ignore the carry out of the MSB. (3) Check for Each address contains 1 byte = 8 bit of content.
                                                                                           Memory addresses are 32-bit long (2<sup>30</sup> memory words).
                                                                                           32 registers, each 4-byte long. Each word is also 4-byte long.
                                                                                         6.3 MIPS Instruction Classification
                                                                                         6.3.1 R-format
                                                                                           op $rd, $rs, $rt
                                                                                           sll $rd, $rt, shamt (rs = 0)
                                                                                         6.3.2 I-format
                                                                                           op $rt, $rs, Immediate
Displacement address: offset from address in rs
                                                                                           PC-relative address: no of instructions from next instruction PC = (PC + immediate) \times 4
                                                                                         6.3.3 I-format
                                                                                            pseudo-direct address: remove last 2 bit (since word-aligned, by default the 2 least sig-
                                                                                            nificant bits are 00) and 4 most significant bits (always the same as instruction address).
                                                                                            eg xxxx00001111000011110000111100<del>00</del>, immediate is 00001111000011110000111100
                                                                                             Instruction Set Architecture
                                                                                         For modern processors: General-Purpose Register (GPR) is most common. RISC typi-
                                                                                         cally uses Register-Register (Load/Store) design, e.g. MIPS, ARM. CISC use a mixture of
 e.g. -6.5_{10} = -110.1_2 = -1.101_2 \times 2^2, Exponent (excess-127) = 2 + 127 = 129 = 1000\ 0001_2 [Register-Register | 7.1 Data Storage
                                                                                         Register-Register and Register-Memory, e.g. IA32
                                                                                           Stack architecture: Operands are implicitly on top of the stack.
                                                                                           Accumulator architecture: One operand is implicitly in the accumulator (a special reg
                                                                                           General-purpose register architecture : only explicit operands
                                                                                            • Register-memory architecture : one operand in memory.
                                                                                            Register-register (or load store) architecture
                                                                                           Memory-memory architecture: all operands in memory.
                                                                                           2 Memory Addressing Modes
                                                                                           Endianness :
                                                                                            · Big-endian : Most significant byte stored in lowest address
                                                                                            • Little-endian : Least significant byte stored in lowest address ("reverse-order")
                                                                                           Addressing modes: in MIPS, only 3: Register add $t1, $t2, $t3, Immediate
                                                                                           addi $t1, $t2, 98, Displacement lw $t1, 20($t2)
                                                                                           3 Operations in the instruction set
                                                                                           mdahl's law: make common cases fast. Optimise frequently used instructions (Load: 22%,
                                                                                           onditional Branch: 20%, Compare 16%, Store: 12%)
                                                                                           4 Instruction Formats
                                                                                           Instruction Length :
                                                                                            Variable-length instructions: Require multi-step fetch and decode. Allow for a more
                                                                                            flexible (but complex) and compact instruction set.
                                                                                            Fixed-length instructions: used in most RISC, e.g. MIPS instructions are 4-bytes long.
                                                                                            Allow for easy fetch and decode, simplify pipelining and parallelism. Instruction bits
                                                                                            Hybrid instructions: a mix of variable- and fixed-length instructions.
                                                                                           Instruction Fields: opcode (unique code to specify the desired operation) and operands
                                                                                           zero or more additional information needed for the operation)
                                                                                           5 Encoding the Instruction Set
                                                                                           Expanding Opcode scheme:

    E.g. Type-A: 6-bit opcode, Type-B: 11-bits opcode. Max no of instructions =

                                                                                            1 + (2^6 - 1) \times 2^5 = 2017
                                                                                            (1 Type-A instruction, Type-B "steals" [2^6-1] opcodes from Type-A to prefix, each prefix
                                                                                            having [2^{11-6} = 2^5] opcodes)
                                                                                             Datapath
                                                                                           1 Instruction Execution Cycle
                                                                                           or MIPS: (1)Fetch (2)Decode & Operand Fetch (3)ALU (4)Memory Access (5)Result Write
                                                                                           Fetch: Get instruction from memory, address is in Program Counter (PC) Register
                                                                                           Decode: Find out the operation required
                                                                                           Operand Fetch: Get operand(s) needed for operation
                                                                                           Execute: Perform the required oppration
                                                                                           Result Write (Store): Store the result of the operation
                                                                                           2 Elements
                                                                                           Adder Input: two 32-bit numbers, Output: sum of input numbers
                                                                                           Register File Input: three 5-bit: Read register 1, Read register 2, Write register; 32-bit
                                                                                           Write data, Output: two 32-bit Read data 1, Read data 2; Control: 1-bit RegWrite (1 =
                                                                                           Multiplexer Input: n lines of same width, Control: m bits where n = 2^m, Output: Select
                                                                                           i^{th} input line if control = i
```

MIPS

6.2 Memory Organisation

Loading a 32-bit constant into a register

1. Use lui to set the upper 16-bit: lui \$t0, 0xAAAA

2. Use or i to set the lower-order bits: ori \$t0, \$t0, 0xF0F0

• Arithmetic Logic Unit: Input: two 32-bit numbers, Control: 4-bit to decide the particular operation, Output: 32-bit ALU result, 1-bit isZero?

ALUcontrol | Function | ALUcontrol | Function |

	ALUcontrol	Func	tion	ALUcont	roi	ru	nction
	0000	AND		0110		sub	tract
	0001	OR		0111	i	slt	
	0010	add		1100		NC)R
•	Data Memory	Input:	32-bit	memory	addr	ess.	32-bit

• Data Memory Input: 32-bit memory address, 32-bit write data; Control: 1-bit MemWrite, 1-bit MemRead; Output: 32-bit ReadData