

# **AutoESL Tutorial: Integrating with EDK**

**UG889 (v2012.1) April 24, 2012**



#### Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.

© Copyright 2012 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

---

## Revision History

The following table shows the revision history for this document.

Date	Version	Revision
14/24/2012	2012.1	Initial Xilinx release.

# Table of Contents

Introduction .....	4
Reference Design .....	5

---

## Appendix A: Additional Resources

Xilinx Resources .....	22
Solution Centers .....	22
References .....	22

# AESL AXI-LITE Example for EDK

---

## Introduction

### Document Overview

This document describes how to create an Embedded Developer Kit (EDK) PCORE with an AXI-LITE interface from the AutoESL high-level synthesis tool and shows the steps needed to integrate the generated PCORE with the MicroBlaze processor using the Xilinx Platform Studio (XPS) Tool Suite.

The reference design has been verified on the Avnet Spartan-6 LX9 MicroBoard.

Figure 1-1 shows the Avnet MicroBoard kit.



Figure 1-1: Avnet Spartan-6 LX9 MicroBoard

### Software Requirements

The following software is required to test this reference design:

- Xilinx ISE WebPACK with the EDK add-on or ISE Embedded Edition version 14.1
- Installed Silicon Labs CP210x USB-to-UART Bridge Driver (see *Silicon Labs CP210x USB-to-UART Setup Guide*, listed at <http://em.avnet.com/s6microboard>)
- AutoESL version 2011.4.2

---

# Reference Design

## Design Overview

The reference design consists of an EDK MicroBlaze processor with custom PCORE generated from the AutoESL tool.

The reference design, AXI\_Lite\_Interface, can be copied from the examples/tutorial directory in the AutoESL installation area.

The MicroBlaze processor based design was created using the XPS Base System Builder. [Figure 1-2](#) shows the final design created and provided with this document.

Refer to [http://www.xilinx.com/itp/xilinx10/help/platform\\_studio/ps\\_n\\_bsb\\_using\\_bsb.htm](http://www.xilinx.com/itp/xilinx10/help/platform_studio/ps_n_bsb_using_bsb.htm) for XPS Base System Builder usage.

The reference design with the MicroBlaze processor runs the standalone board support package software with a simple C application that prompts you to enter values for each input variable and outputs the result.

## AutoESL PCORE Functionality

The AutoESL PCORE functionality is an 8 bit adder. The focus of this document is the interface of the pcore to the MicroBlaze processor through the AXI-Lite interface, not the functionality of the pcore.

The AutoESL module has three variables, A, B and C. A and B are input variables while C is an output variable. These three variables will be mapped to three registers in the generated PCORE.

Any AutoESL module has at least three control signals, AP\_START, AP\_IDLE, and AP\_START. These signals are mapped to register in the generated PCORE.

The AP\_START register is used to control the start of the PCORE and AP\_IDLE indicates when the module operation is done.

The timing diagram of these three signals is shown in [Figure 1-19](#).

Additional registers are present in the PCORE to support interrupts.

## Block Diagram




Figure 1-2: Block Diagram

Figure 1-2 shows a block diagram of the system. The complete architecture consists of:

- MicroBlaze processor
- 616K of BRAM to run code for the MicroBlaze processor
- Custom PCORE created using the AutoESL tool
- UART used for communication with the MicroBlaze processor
- Interrupt controller (not used in the demo part of design)

- LPDDR (not used in the demo but part of the design)
- AXI-Timer (not used in the demo but part of the design)
- SPI-Flash (not used in the demo but part of the design)
- Ethernet-Lite (not used in the demo but part of the design)
- Two AXI-Interconnects

## Creating EDK PCORE with AXI-LITE

The steps to create the AXI-Lite interface PCORE with the functionality described in the following section:

1. Open the AutoESL Project basic.prj

Start AutoESL, select Open Project then navigate to basic.prj and select it.

Refer to the AutoESL Tutorial Introduction for details on how to create an AutoESL project. The AutoESL\_Tutorial\_Introduction.pdf is located under the doc directory where the AutoESL tool is installed. For example:

C:/Xilinx/2012.1/AutoESL/doc/AutoESL\_Tutorial\_Introduction.pdf.

2. Figure 4 shows the same code with explanation.

To generate PCORES using AutoESL, the header file ap\_interfaces.h must be included. The ap\_interfaces.h header file is simply a convenient way to define macros which apply standard AutoESL directives as pragmas.

In the example, we will make use of the AP\_INTERFACE\_REG\_AXI4\_LITE and the AP\_CONTROL\_BUS\_AXI macros.

The AP\_INTERFACE\_REG\_AXI4\_LITE macro is used to define that the three function arguments (a, b and c) be implemented as registers that are accessed through an AXI4-Lite interface.

- Each port is specified as being in group BUS\_A. This means they will all be grouped into the same AXI4 Lite interface called BUS\_A.
- The RTL interface is set to type ap\_none. This means the RTL implementation will have only data ports: there will be no associated acknowledge or valid signals with each data port and hence no associated register in the interface.

The AP\_CONTROL\_BUS\_AXI macro is used add the block level IO protocol signals to an AXI4-Lite interface.

- The control signals AP\_START, AP\_DONE and AP\_IDLE are created by default (the default function interface is ap\_ctrl\_hs) when AutoESL synthesizes the top-level function.
- Specifying then name BUS\_A ensures these signals are grouped into the same AXI4 Lite interface as the other ports.

Table 2 describes all the registers created by AutoESL for the generated PCORE.

## Creating EDK PCORE

The steps to create the EDK PCORE (functionality described in the [AutoESL PCORE Functionality](#) section) with the AXI-Lite interface are:

1. Open the AutoESL project basic.prj. Details on using AutoESL can be found in the AutoESL tutorial. Refer to *AutoESL Tutorial: Introduction (UG871)*.

The `AutoESL_Tutorial_Introduction.pdf` file is located under the doc directory where the AutoESL tool is installed. For example,  
`C:/xilinx/2011.4.2/2011.4.2/AutoESL/doc/AutoESL_Tutorial_Introduction.pdf`

2. Open the AutoESL project basic.prj. Details on using AutoESL can be found in the AutoESL tutorial shown in [Figure 1-3](#).




Figure 1-3: C Code

3. Click the **Synthesis** button as shown in [Figure 1-4](#).





Figure 1-4: Synthesis

- Click the **RTL Implementation** button as shown in Figure 1-5.



Figure 1-5: RTL Implementation

- Select **Generate pcore** from the RTL Implementation Dialog window as shown in Figure 1-6.

In addition to creating the PCORE, these settings execute ISE for RTL synthesis. The ISE executable must be in the windows search path for ISE to launch: refer to the AutoESL Installation Guide.




Figure 1-6: RTL Implementation Dialog

The generated PCORE will be under the `impl` directory of the selected solution, `solution1`, as shown in [Figure 1-7](#).




Figure 1-7: Generated PCORE Location

## PCORE Register List

As stated in the [AutoESL PCORE Functionality](#) section, the PCORE has seven registers. Three registers represent the passed in arguments (A, B, and C) of the C code. The other four registers represent the control register for AP control signals AP\_START, AP\_DONE, and AP\_IDLE and three interrupt control registers.

Table 1-1: PCORE Registers

Register Name	Width	R/W	Default Value	Address offset	Description
Control	3	R/W	0	0x00	Bit 0 - ap_start (Read/Write/SC) Bit 1 - ap_done (Read/COR) Bit 2 - ap_idle (Read)  SC = Self Clear, COR = Clear on Read
Global Interrupt Control	1	R/W	0	0x04	Bit 0 - Enable all interrupts.
Interrupt enable Register	1	R/W	0	0x08	Bit 0 - ap_done signal.
Interrupt Status Register	1	R/W	0	0x0c	Bit 0 - ap_done signal (Read/TOW)  TOW = Toggle on Write
A	8	R/W	0	0x14	Variable A.
B	8	R/W	0	0x1c	Variable B.
C	8	R/W	0	0x24	Variable C.

## Integrating Generated PCORE

The steps to integrate generated PCORE with the MicroBlaze Processor using the XPS Tool Suite are:

1. Copy generated PCORE from AutoESL directory structure to XPS directory structure, as shown in [Figure 1-8](#).




Figure 1-8: XPS and AutoESL Directory Structures

2. In XPS, add the generated PCORE from the IP catalog by selecting and clicking with left mouse on **PCORE**. The new PCORE will be under the Project Local PCores directory, as shown in [Figure 1-9](#).

When the connection pop-up window appears, accept connecting to instance microblaze\_0.




Figure 1-9: Add Generated PCORE

3. If PCORE is not listed under the Project Local PCores directory then you will need to direct XPS to rescan user repository.

Select **Project > Rescan User Repository**, as shown in Figure 1-10.




Figure 1-10: Rescan User Repositories

4. Change the default Reset Polarity of the generated pcore from Active Low.
  - a. Double click on **PCORE** to customize it, as shown in Figure 1-11.




Figure 1-11: Customize PCORE

- b. Deselect RESET\_ACTIVE\_LOW signal, as shown in Figure 1-12.





Figure 1-12: Deselect Active Low


5. Set the PCORE base address.

The base address can be set from different locations. One location is through the PCORE customization window (see Figure 1-12). The other location is the Addresses tab in the Assembly window (see Figure 1-13). The Assembly window is the preferred place because the full memory map for the MicroBlaze processor can be seen which prevents memory overlap errors. The ability to auto-generate addresses is also available from the Assembly window.



**Figure 1-13: Set PCORE Base Address**

6. Connect PCORE to AXI-Interconnect from the Bus Interfaces tab, as shown in [Figure 1-14](#).



**Figure 1-14: Connect PCORE to AXI-Interconnect**

7. Connect clocks and rest signals.

You need to go to the Ports tab to see the other ports that needs connections (see [Figure 1-15](#)).

As shown in [Figure 1-15](#), on instance, `basic_top_0`:

- Connect port SYS\_CLK to clock\_generator\_0: CLKOUT2
- Connect port SYS\_RST to proc\_sys\_reset\_0: Peripheral\_Reset



- Add port interrupt `basic_top_0` to the list of connected interrupts
- Confirm port (BUS\_IF) is connect to clock\_generator\_0: CLKOUT2





Figure 1-15: Connect Clocks and Rest Signals

## Generating the FPGA Bitstream

A software application image is needed to initialize the BRAM. The MicroBlaze processor will run the software application after reset.

1. Refer to the [Creating Application Software](#) section for steps on creating an ELF file. In this example, the application software has already been compiled into file `hello_world_0.elf`.

[Figure 1-16](#) shows how to select the ELF file to initialize the BRAM.




*Figure 1-16: Select ELF File*

2. Generate the bitstream by selecting **Update Bitstream** from the Device Configuration menu, as shown in [Figure 1-17](#).

**Note:** This will perform two serial steps:

- a. Generate the FPGA bitstream `<project_name>.bit` in the implementation directory.
- b. Initialize the BRAM with the ELF file selected and generate a `download.bit` file. The `download.bit` file will be under the implementation directory.



*Figure 1-17: Generate Bitstream*

## Controlling the Generated PCORE

The generated pcore has six registers accessible by the MicroBlaze processor through the AXI-Lite interface. C code is needed to read and write with these registers, as shown in [Figure 1-18](#).




Figure 1-18: C Code to Read and Write with Registers

The AutoESL pcore provides C functions which allows the ports to be accessed. In this example, these functions are in `xbasic.c` and header file `xbasic.h`. Header file `xbasic_BUS_A.h` creates some useful macros.

## Creating Application Software

Xilinx's Software Development Kit (SDK) is a software development environment to create and debug software applications. Features include project management, multiple build configurations, a feature rich C/C++ code editor, error navigation, a debugging and profiling environment, and source code version control. For more SDK information refer to <http://www.xilinx.com/tools/sdk.htm> for detail information on SDK.

The steps for creating application software using SDK are:

This project is already provided in the tutorial. The steps here show how to re-create this.

1. The hardware description of the system needs to be exported from XPS to SDK, to be able to create software application images for that system.

Select **Project > Export Hardware Design to SDK....**, as shown in [Figure 1-19](#).




Figure 1-19: Export Hardware Design

- From the Export to SDK window, click **Export & Launch SDK**, as shown in Figure 1-20.

**Note:** This may take several minutes to complete.



Figure 1-20: Export & Launch SDK

- From the Workspace Launcher window, use the **Browse...** button to select a directory location for your workspace and click **OK**, as shown in Figure 1-21.

**Note:** Make sure no spaces are in the path names.




Figure 1-21: Select a Workspace

4. To create a new C project, select **File > New > Xilinx C Project**, as shown in Figure 1-22.




Figure 1-22: Create New C Project

5. Select the **Hello World** application as a starting point from the project templates and click **Next**, as shown in Figure 1-23.




Figure 1-23: Select Hello World

6. Click **Finish**, as shown in Figure 1-24.

The application will automatically start building and create an ELF file.




Figure 1-24: Finish New C Project

The ELF file is the compiled application and will be located under the debug directory (see Figure 1-25), with the application name and the elf extension. In this example `hello_world_0.elf`.




Figure 1-25: ELF File Location

7. Edit the `helloworld.c` file and add code to test the generated PCORE.

Include the C files from the AutoESL pcore sub-directory include (basic\_top\_v1\_00\_a\include) as shown in figure Figure 1-26.

Open the `helloworld.c` for editing by double clicking on `helloworld.c` after expanding the `hello_world_0` application and the `src` directory as shown below.




Figure 1-26: Project Explorer

In the `helloworld.c` editor change the code to match the code below:

```
#include <stdio.h>
#include "platform.h"
#include "xparameters.h"
#include "xil_io.h"
#include "xstatus.h"
#include "xbasic.h" // DM added
```

```

#include "xintc.h"
#include "xil_exception.h"
#include "xuartlite_1.h"

#define prtnf xil_printf
void print(char *str);

// BASIC PCORE SETUP
XBasic Basic;
XBasic_Config Basic_Config =
{
    0,
    XPAR_BASIC_TOP_0_S_AXI_BUS_A_BASEADDR
};

int SetupBasic(void)
{
    return XBasic_Initialize(&Basic, &Basic_Config);
}

//----- Setup Interrupt control -----
//
#define INTC_DEVICE_ID      XPAR_INTC_0_DEVICE_ID
#define XBASIC_INTERRUPT_ID  XPAR_MICROBLAZE_0_INTC_BASIC_TOP_0_INTERRUPT_INTR
XIntc InterruptController; /* The instance of the Interrupt Controller */

int interrupt_count = 0;    // just for statistics
int interrupt_asserted = 0;

void XBasic_InterruptHandler(void *InstancePtr)
{
    interrupt_count++;
    // clear the interrupt
    XBasic_InterruptClear(&Basic, 1);
    // poor man semaphore
    interrupt_asserted = 1;
}

//-----
int SetupInterrupt(void)
{
    int Status;

    // Initialize the interrupt controller driver so that it is ready to use.
    Status = XIntc_Initialize(&InterruptController, INTC_DEVICE_ID);
    if (Status != XST_SUCCESS)
    {
        return XST_FAILURE;
    }

    // Connect a device driver handler that will be called when an interrupt
    // for the device occurs, the device driver handler performs the specific
    // interrupt processing for the device
    Status = XIntc_Connect

```



```

        ( &InterruptController, XBASIC_INTERRUPT_ID,
          (XInterruptHandler)XBasic_InterruptHandler,
          NULL
        );
    if (Status != XST_SUCCESS)
    {
        return XST_FAILURE;
    }

    // Start the interrupt controller such that interrupts are enabled for
    // all devices that cause interrupts, specific real mode so that
    // the timer counter can cause interrupts thru the interrupt controller.
    //
    Status = XIntc_Start(&InterruptController, XIN_REAL_MODE);
    if (Status != XST_SUCCESS) { return XST_FAILURE; }

    // Enable the interrupt for the AESL BASIC CORE
    XIntc_Enable(&InterruptController, XBASIC_INTERRUPT_ID);

// Initialize the exception table.
Xil_ExceptionInit();

// Register the interrupt controller handler with the exception table.
Xil_ExceptionRegisterHandler(
    XIL_EXCEPTION_ID_INT,
    (Xil_ExceptionHandler) XIntc_InterruptHandler,
    &InterruptController
);

// Enable non-critical exceptions.
Xil_ExceptionEnable();

XBasic_InterruptEnable(&Basic, 1);
XBasic_InterruptGlobalEnable(&Basic);

    return XST_SUCCESS;
}

void print_core_regs(void )
{
    xil_printf ("\n\r  A      reg [0x%08x] ", XBasic_GetA(&Basic ) );
    xil_printf ("\n\r  B      reg [0x%08x] ", XBasic_GetB(&Basic ) );
    xil_printf ("\n\r  C      reg [0x%08x] ", XBasic_GetC(&Basic ) );
    xil_printf ("\n\r  DONE   reg [0x%08x] ", XBasic_IsDone(&Basic) );
    xil_printf ("\n\r  IDLE   reg [0x%08x] ", XBasic_IsIdle(&Basic) );

    xil_printf ("\n\r  INT STATS  [%d]      ", interrupt_count );
}

int ReadInt(int size)
{
    int value=0;
    char c ='0';

```

```

int i;
for (i=0; i <size; i++)
{
    c=inbyte();
    if (c==' ')
    {
        c='0';
        outbyte(c);
    }
    else if (c=='\n')
    {
        break;
        return value;
    }
    else if (c=='\r')
    {
        break;
        return value;
    }
    else
    {
        outbyte(c);
        value=value*10+c-'0';
    }
}

return value;
}

int main()
{
    //init_platform();

    int a = 1000;
    int b = 1000;
    u32 result;

    // initialize AESL PCORE

    int status;
    status = XBasic_Initialize(&Basic, &Basic_Config);
    if (status != XST_SUCCESS) {
        xil_printf("\n\r ==> Basic failed.\n\r");
    } else {
        xil_printf("\n\r ==> Basic succeeded.\n\r");
    }

    // Initialize the interrupts (local then global)
    status = SetupInterrupt();
    if (status != XST_SUCCESS) {
        xil_printf("\n\r ==> SetupInterrupt failed.\n\r\n\r");
    } else {
        xil_printf("\n\r ==> SetupInterrupt succeeded.\n\r\n\r");
    }

    // Get and setup the data
    while (1)

```

```

{
print("\n\r =====");
print("\n\r ===== START OF AESL BASIC CORE TEST =====");
print("\n\r ===== RESULT = A + B =====\n\r");

while (a > 255)
{
    print("\n\r --> Please enter number between (0-255) for variable A : ");
    a = ReadInt(3);
}

while (b > 255)
{
    print("\n\r --> Please enter number between (0-255) for variable B : ");
    b = ReadInt(3);
}

XBasic_SetA(&Basic,a);
XBasic_SetB(&Basic,b);

// Start
XBasic_Start(&Basic);

// Wait for idle
//while (!XBasic_IsIdle(&Basic));
// wait for flag from interrupt handler
while (!interrupt_asserted);
interrupt_asserted = 0;

result = XBasic_GetC(&Basic);

xil_printf ("\n\r ==> RESULT:   %03d + %03d  = %03d ", a , b,  result);

print_core_regs();

print("\n\r =====");
print("\n\r =====\n\r");
// reset variable to value bigger then 255 to prompt user for new input
a =1000;
b =1000;

}

//cleanup_platform();

return 0;
}

```

## Running the Demo on the Avnet MicroBoard

### Setup Requirements

- Board

- Two USB cables connected to UART and JTAG ports of the Avnet MicroBoard and to the PC, as shown in [Figure 1-30](#)




Figure 1-27: Cable Connections

- Hyperterminal (Tera Term) with the serial port setup shown in [Figure 1-31](#)




Figure 1-28: Serial Port Setup

- Download.bit file provided with the reference design

## Finding Serial Port Number on Windows 7 PC

- Click on the **Windows Start** button, as shown in [Figure 1-32](#).



Figure 1-29: Windows Start Button

- In the *Search programs and files* box, type **devmgmt.msc**.

Windows will list devmgmt.msc in the search results window as shown in [Figure 1-33](#).




Figure 1-30: Search for devmgmt.msc

3. Select **devmgmt.msc** and when Windows asks for permission, click **Yes**.
4. When the Device Manager window appears, expand **Ports (COM & LPT)** to find the USB to UART COM port number, as shown in Figure 1-34.




Figure 1-31: USB to UART COM Port Number

## Running the Demo

1. Open hyperterminal (Tera Term) with the settings shown in Figure 1-31
2. Download the bit file from XPS by selecting **Device Configuration > Download Bitstream** from the Device Configuration menu as shown in Figure 1-35.




Figure 1-32: Download Bitstream

- After the FPGA is configured, you will be prompted to enter values for A and B. Figure 1-36 shows an example output of the application.

```

===== START OF AESL BASIC CORE TEST =====
===== RESULT = A + B =====

--> Please enter number between (0-255) for variable A : 5
--> Please enter number between (0-255) for variable B : 10
==> RESULT: 005 + 010 = 015
A      reg [0x00000005]
B      reg [0x0000000A]
C      reg [0x0000000F]
START  reg [0x00000000]
DONE   reg [0x00000000]
IDLE   reg [0x00000001]
=====
  
```

Figure 1-33: Application Output

## Running Bus Functional Model Simulation

To run bus functional model simulation on generated PCORE.

- Start XPS and select Create New Blank Project.




Figure 1-34: Create New Blank Project

- Change Target Device to match the FPGA on board. Unselect Auto Instantiate Clock/Rest then click OK.

The Spartan 6 LX9 part is selected in the following example.




Figure 1-35: Create New XPS Project

- Copy the generated PCORE from AutoESL directory structure to XPS directory structure.




Figure 1-36: AutoESL Directory Structure

- Add the following pcores into the blank XPS project by double click on each one of them:
  - AXI Interconnect
  - Basic\_top
  - AXI4 Lite Master BFM
  - PCORE generated from AutoESL
  - PCORE used to simulate an AXI LITE Master (i.e. processor)

**Note:** If PCORE is not listed under the Project Local PCores then you will need to tell XPS to rescan user repository.

## 5. Project > Rescan User Repository.




Figure 1-37: Rescan User Repository






Figure 1-38: IP Catalog Tab

- Double click **AXI Interconnect** and click **YES** when prompted to add PCORE.



Figure 1-39: Add IP Instance to Design

When prompted to customize PCORE, click **OK** to accept default.




Figure 1-40: XPS Core Config

Figure below shows the added PCORE.




Figure 1-41: Added PCORE

- Double Click to add the AXI Lite Master BFM and click **YES** when prompted to add PCORE.




Figure 1-42: Add IP Instance to Design

When prompted to customize PCORE, rename the component instance name to bfm\_processor and click **OK**.




Figure 1-43: XPS Core Config

Connect bfm\_processor to the AXI interconnect as shown in figure below.




Figure 1-44: bmf\_processor Connection

8. Double Click to add the basic\_top PCORE and click **YES** when prompted to add PCORE.




Figure 1-45: basic\_top PCORE

When prompted to customize PCORE, change the C\_S\_AXI\_BUS\_A\_BASEADDR to 0x00000000 and C\_S\_AXI\_BUS\_ to 0x00000FFF and click **OK**.




Figure 1-46: XPS Core Config

Connect basic\_top\_0 to the AXI interconnect as shown in figure below.




Figure 1-47: AXI Interconnect

- Next step is to add the CLOCK and RESET connections for PCOREs. This step will be done by editing the MHS (Hardware system file) by hand.




Figure 1-48: Editing MHS (Hardware System File) File

Add the sys\_clk and sys\_reset external port declarations at beginning of MHS file.

```
PARAMETER VERSION = 2.1.0

PORT sys_clk = sys_clk, DIR = I, SIGIS = CLK, CLK_FREQ = 100000000
PORT sys_reset = sys_reset, DIR = I, SIGIS = RST
```

Figure 1-49: MHS File

Connect sys\_clk and sys\_reset to axi\_interconnect in MHS file.

```
8 BEGIN axi_interconnect
9 PARAMETER INSTANCE = axi_interconnect_0
10 PARAMETER HW_VER = 1.04.a
11 PARAMETER C_INTERCONNECT_CONNECTIVITY_MODE = 0
12 PORT INTERCONNECT_ARESETN = sys_reset
13 PORT INTERCONNECT_ACLK = sys_clk
14 END
```

Figure 1-50: MHS File



Connect sys\_clk to bfm\_processor PCORE in MHS file.

```

5 BEGIN cdn_axi4_lite_master_bfm_wrap
6   PARAMETER INSTANCE = bfm_processor
7   PARAMETER HW_VER = 2.01.a
8   PARAMETER C_DEVICE = 6slx9
9   PARAMETER C_PACKAGE = csg324
10  BUS INTERFACE M_AXI_LITE = axi_interconnect_0
11  PORT M_AXI_LITE_ACLK = sys_clk
12 END

```

Add sys\_clk connection

Figure 1-51: MHS File

Connect the sys\_clk and sys\_rest to the AutoESL generated PCORE in MHS file.

```

N basic_top
AMETER INSTANCE = basic_top_0
AMETER HW_VER = 1.00.a
AMETER C_S_AXI_BUS_A_BASEADDR = 0x00000000
AMETER C_S_AXI_BUS_A_HIGHADDR = 0x00000FFF
AMETER RESET_ACTIVE_LOW = 1
INTERFACE S_AXI_BUS_A = axi_interconnect_0
I SYS_CLK = sys_clk
I SYS_RESET = sys_reset
I s_axi_BUS_A_ACLK = sys_clk

```

Add the following connection

Figure 1-52: MHS File

10. Generate the Simulation model.

Set the Simulation Project option. In this example Verilog and behavioral are selected. Select **Project > Project** options.




Figure 1-53: Project Options

From the Project Options window select the following options:

- Design Flow
- Verilog
- Generate Test Bench Template
- Behavioral mode




Figure 1-54: Project Options

To Generate the Simulation file click **Simulation** > **Generate Simulation HDL Files**.




Figure 1-55: Simulation File

This step will create the simulation directory structure to the XPS project.




Figure 1-56: Simulation Directory Structure

#### 11. Edit the system\_tb.v and add code to read/write the AutoESL generated PCORE.

The system\_tb.v is simply a template and the code has to be added to read/write the PCORE registers.

The BFM for the AXI4-Lite Master has predefined API for TASK to initiate transactions on the AXI4 interface. For detailed information on API please refer to document AXI Bus Functional Model DS824.

Two main tasks were added to the testbench to facilitate the reading/writing of the registers. These two tasks used a combination of the API defined in document DS824.

The write task is as follows:

```
task automatic SINGLE WRITE;
input ['ADDR_BUS_WIDTH-1 : 0] address;
input [C_SLV_DWIDTH-1 : 0] data;
input ['PROT_BUS_WIDTH-1 : 0] prot;
input [3:0] strobe;
output ['RESP_BUS_WIDTH-1 : 0] response;
begin
  $display (" ==> AXI WRITE : time[%t] Address[0x%08x] reg [%s] Data [0x%08x]", $time, address, REG_NAME(address), data );
  fork
    dut.bfm_processor.bfm_processor.cdn_axi4_lite_master_bfm_inst.SEND_WRITE_ADDRESS(address,prot);
    dut.bfm_processor.bfm_processor.cdn_axi4_lite_master_bfm_inst.SEND_WRITE_DATA(strobe, data);
    dut.bfm_processor.bfm_processor.cdn_axi4_lite_master_bfm_inst.RECEIVE_WRITE_RESPONSE(response);
  join
    CHECK_RESPONSE_OKAY(response);
  end
endtask
```

Figure 1-57: Write Task

The read task is as follows:



```

task automatic SINGLE_READ;
input ['ADDR_BUS_WIDTH-1 : 0] address;
output [C_SLV_DWIDTH-1 : 0] data;
input ['FROT_BUS_WIDTH-1 : 0] prot;
output ['RESP_BUS_WIDTH-1 : 0] response;
begin
dut.bfm_processor.bfm_processor.cdn_axi4_lite_master_bfm_inst.SEND_READ_ADDRESS(address,prot);
dut.bfm_processor.bfm_processor.cdn_axi4_lite_master_bfm_inst.RECEIVE_READ_DATA(data,response);
$display (" ==> AXI READ : time[%t] Address[0x%08x] reg [%s] Data [0x%08x][%d]" , $time, address ,REG_NAME(address), data,data );
CHECK_RESPONSE_OKAY(response);
end
endtask

```

Figure 1-58: Read Task

Testing for the PCORE is written using the above tasks. The figure below shows the example code.

```

$display("---- TEST AESL PCORE");
// write op code and make sure only 8 bit are writable
SINGLE_WRITE('VAR_A_ADDR,5,mtestProtection,4'b1111, response); #20;
SINGLE_READ('VAR_A_ADDR,rd_data,mtestProtection,response); #20;
SINGLE_WRITE('VAR_B_ADDR,10,mtestProtection,4'b1111, response); #20;
SINGLE_READ('VAR_B_ADDR,rd_data,mtestProtection,response); #50;
$display ("----> Enable AP_START -----");
SINGLE_WRITE('AP_START_ADDR,1,mtestProtection,4'b1111, response); #50;
SINGLE_READ('AP_IDLE_ADDR,rd_data,mtestProtection,response); #20;
SINGLE_READ('VAR_C_ADDR,rd_data,mtestProtection,response); #20;

```

Figure 1-59: Code Example

Please refer to the file system\_tb.v in the simulation directory for the complete code.

## 12. Running the simulation.

To run the AXI Bus functional simulation, the cadence AXI BFM PLI library needs to be downloaded and copied to the behavioral directory.

The library files can be downloaded using the following link:

[https://secure.xilinx.com/webreg/clickthrough.do?filename=axi\\_bfm\\_ug\\_examples.tar.gz](https://secure.xilinx.com/webreg/clickthrough.do?filename=axi_bfm_ug_examples.tar.gz)

Please refer to document DS824 for full details about the libraries. The windows library name is libxil\_vsim.dll.

**Note:** The xil\_vsim.dll library is compiled for 32 bit systems. Thus the modelsim simulator must be started from a 32bit command shell window.

The recommended way to use start a 32bit windows shell is to use the one provided under the ISE 32 bit command prompt from the accessory directory.




Figure 1-60: **32-bit Project Navigator**

In the shell window do the following:

- Cd into the behavioral directory
- Run modelsim in GUI mode and run system\_setup.do by typing
- `vsim -gui -do system_setup.do`

This will start the Modelsim and run the system\_setup.do TCL script.




Figure 1-61: **system\_setup.do TCL Script**

Override the system\_tb.v in the behavioral directory with the one in the simulation directory. (override the template one).

In the modelsim transcript window type the following:

- `c`: This will compile the design files
- `s`: This will load the design for simulation
- `w`: This will open a wave window
- `run -all`: This will run the test bench

The figure below shows the output results on the transcript window.

```
# [350] : MASTER_0 : *INFO : Reset Checks Complete
# -----
# ----- TEST AESL PCORE
# ==> AXI WRITE : time[ 630.00 ns] Address[0x00000000] reg [ VAR_A_ADDR      ] Data [0x00000005]
# ==> AXI READ  : time[ 750.00 ns] Address[0x00000000] reg [ VAR_A_ADDR      ] Data [0x00000005] [      5]
# ==> AXI WRITE : time[ 770.00 ns] Address[0x00000004] reg [ VAR_B_ADDR      ] Data [0x0000000a]
# ==> AXI READ  : time[ 890.00 ns] Address[0x00000004] reg [ VAR_B_ADDR      ] Data [0x0000000a] [     10]
# -----> Enable AP_START -----
# ==> AXI WRITE : time[ 940.00 ns] Address[0x0000000c] reg [ AP_START_ADDR    ] Data [0x00000001]
# ==> AXI READ  : time[1070.00 ns] Address[0x00000014] reg [ AP_IDLE_ADDR     ] Data [0x00000000] [      0]
# ==> AXI READ  : time[1150.00 ns] Address[0x00000008] reg [ VAR_C_ADDR      ] Data [0x0000000f] [     15]
# -----
# Break in Module system_tb at system_tb.v line 155
```

Figure 1-62: Transcript Window



# Additional Resources

---

## Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see the Xilinx Support website at:

[www.xilinx.com/support](http://www.xilinx.com/support).

For a glossary of technical terms used in Xilinx documentation, see:

[www.xilinx.com/company/terms.htm](http://www.xilinx.com/company/terms.htm).

---

## Solution Centers

See the [Xilinx Solution Centers](#) for support on devices, software tools, and intellectual property at all stages of the design cycle. Topics include design assistance, advisories, and troubleshooting tips.

---

## References

These documents provide supplemental material useful with this guide:

- Avnet Microboard Kit:  
<http://www.em.avnet.com/en-us/design/drc/Pages/Xilinx-Spartan-6-FPGA-LX9-MicroBoard.aspx>
- AutoESL High-Level Synthesis Tool: <http://www.xilinx.com/tools/autoesl.htm>
- Platform Studio and the Embedded Development Kit:  
<http://www.xilinx.com/tools/platform.htm>
- Xilinx Software Development Kit (SDK): <http://www.xilinx.com/tools/sdk.htm>