COSC 4310

Lizbeth Trujillo

November 2022

Dr. Liu

Simple Cache: Output

Direct Mapped

```
int numCacheBlocks = scanner.nextInt();

//catculate bit offset
int offset = (int) (Math.log(numCacheBlocks) / Math.log(2));

Run: Cache ×

/ /Library/Java/JavaVirtualMachines/amazon-corretto-11.jdk/Contents/Home/bin/java -javaagent:/Applications/IntelliJ IDEA CE.app/Conte
Name: Lizbeth Trujillo
Enter the number of cache blocks:

| Select Replacement Policy:
| I LRU (Least Recently Used )
| Enter a sequence of addresses to use in the cache:
| Select Replacement Policy:
| I Direct-Mapped 2: Set Associative 3: Fully Associative
| Direct Mapped [ MEM[6] ]
| [ MEM[6] ] [ MEM[6] ]
| [ MEM[6] ] [ MEM[6] ]
| [ MEM[6] ] [ MEM[6] ]
| MEM[6] ] [ MEM[6] ]
| MEM[6] , MEM[6] ]
| MEM[6] ] [ MEM[6] ]
| MEM[6] ] [ MEM[6] ]
| MEM[6] ] REM[6] ]
| MEM[6] ] REM[6] ] [ MEM[6] ]
| MEM[6] ] REM[6] ] [ MEM[6] ]
| MEM[6] MEM[6] ] [ MEM[6] [ MEM[6] ] [ MEM[6] [ MEM[6] ] [ MEM[6] [ MEM[6] ] [ MEM[6] [ MEM[6] ] [ MEM[6] [ MEM[6] ] [ MEM[6] [ MEM[6] ] [ MEM[6] [ MEM[6] ] [ MEM[6]
```

2-Way Associative:

```
| Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Build Completed successfully in tee, 528 ms (moments ago) | Buil
```

4-Way Associative:

Fully Associative:

```
Run: Gache | Cache | C
```

Miss Rate Comparison Analysis:

From the results of the different cache methods, it is clear that Direct Mapped Caches are most likely to return the most misses. Since Direct Map caches only allow one spot per unique n-bit offset value, there is a lot of replacement taking place. The 2-Way associative cache was slightly better since there is an additional storage spot per unique 1 bit offset. Since the example input was small, I couldn't really see a big difference between the fully associative and the 4-way set output. However, when tested with larger inputs, the 4-way cache had fewer misses in comparison to the full. This is because the fully associative set had a limited space of offset^2.