23

Is std::mdspan a Zero-overhead Abstraction?

OLEKSANDR BACHERIKOV





Is std::mdspan a Zero-overhead Abstraction?

Oleksandr Bacherikov
Snap Inc

What is std::mdspan?

It's a view over a multi-dimensional array.

It's designed primarily to be used as a function parameter.

What is the simplest multi-dimensional function?

What is the simplest multi-dimensional function?

Let's take the smallest dimension more than 1, which is 2.

The most common 2-dimensional object is a matrix.

What is the simplest multi-dimensional function?

Let's take the smallest dimension more than 1, which is 2.

The most common 2-dimensional object is a matrix.

Let's take a simple operation that's not too boring, say matrix addition

Back to high school

Back to high school

$$A = \begin{pmatrix} -5 & 5 \\ -3 & 1 \\ 4 & 0 \end{pmatrix}, \quad B = \begin{pmatrix} 3 & 2 \\ 1 & 3 \\ -5 & 4 \end{pmatrix}$$

$$A + B = \begin{pmatrix} (-5+3) & (5+2) \\ (-3+1) & (1+3) \\ (4+-5) & (0+4) \end{pmatrix} = \begin{pmatrix} -2 & 7 \\ -2 & 4 \\ -1 & 4 \end{pmatrix}$$

Back to C++

If the matrices are contiguous in memory, then we can treat them as ranges and simply use std::transform

BLAS (Basic Linear Algebra Subprograms)

```
Level 2 BLAS
 options dim b-width scalar matrix vector scalar vector
xGEMV ( TRANS, M, N, ALPHA, A, LDA, X, INCX, BETA, Y, INCY)
xGBMV ( TRANS, M, N, KL, KU, ALPHA, A, LDA, X, INCX, BETA, Y, INCY)
xHEMV ( UPLO.
          N, ALPHA, A, LDA, X, INCX, BETA, Y, INCY)
xHBMV (UPLO, N, K, ALPHA, A, LDA, X, INCX, BETA, Y, INCY)
xHPMV ( UPLO,
                  N, ALPHA, AP, X, INCX, BETA, Y, INCY)
xSYMV ( UPLO,
                  N, ALPHA, A, LDA, X, INCX, BETA, Y, INCY)
xSBMV (UPLO, N, K, ALPHA, A, LDA, X, INCX, BETA, Y, INCY)
xSPMV (UPLO, N, ALPHA, AP, X, INCX, BETA, Y, INCY)
                     N, A, LDA, X, INCX)
xTRMV ( UPLO, TRANS, DIAG,
xTBMV ( UPLO, TRANS, DIAG,
                     N, K, A, LDA, X, INCX
                           AP, X, INCX)
xTPMV ( UPLO, TRANS, DIAG,
                     N,
xTRSV (UPLO, TRANS, DIAG, N, A, LDA, X, INCX)
xTBSV ( UPLO, TRANS, DIAG,
                     N, K, A, LDA, X, INCX)
                               AP, X, INCX)
xTPSV ( UPLO, TRANS, DIAG,
                     N,
```

Matrix with a row stride

```
{-5, 5, ., .}
{-3, 1, ., .}
{ 4, 0, ., .}
```

BLAS-like implementation

```
1 void add blas(
 2
       size t rows, size t cols,
 3
       const float* lhs, size t lhsRowStride,
 4
       const float* rhs, size t rhsRowStride,
 5
       float* dst, size t dstRowStride
 6) {
       for (size t i = 0; i < rows; ++i)
           for (size t j = 0; j < cols; ++j)
 8
               dst[dstRowStride * i + j] =
10
                   lhs[lhsRowStride * i + j] +
                   rhs[rhsRowStride * i + j];
11
12 }
```

push	rbp	add	r10, r11	test	sil, 1	
push	r15	add	r9, r8	je	.LBB0 14	
push	r14	cmp	rcx, rdi	mov	r11, rcx	
push	r13	je	.LBB0 16	imul	r11, gword ptr [rsp - 56]	
push	r12	.LBB0 3:	-	mov	r15, rcx	
push	rbx	test	rsi, rsi	imul	r15, gword ptr [rsp - 48]	
mov	qword ptr [rsp - 48], r9	je	.LBBO 2	mov	rdi, rcx	
mov	qword ptr [rsp - 72], r8	cmp	rsi, 8	imul	rdi, qword ptr [rsp + 64]	
mov	qword ptr [rsp - 56], rcx	jb	.LBB0 11	add	r11, r8	
mov	qword ptr [rsp - 64], rdx	mov	rl1, rbx	mov	rbx, rdx	
test	rdi, rdi	imul	rll, rex	mov	rdx, qword ptr [rsp - 64]	
je	.LBB0 16	add	rll, rdx	movss	xmm0, dword ptr [rdx + 4*r11]	
mov	rax, qword ptr [rsp + 64]	mov	r8, gword ptr [rsp - 32]	mov	rdx, rbx	
mov	r8, qword ptr [rsp + 56]	imul	r8, rcx	mov	rbx, qword ptr [rsp - 24]	
lea	rbx, [4*rax]	add	r8, qword ptr [rsp - 64]	add	r15, r8	
mov	rax, qword ptr [rsp - 56]	mov	r15, r11	mov	r11, qword ptr [rsp - 72]	
lea	rax, [4*rax]	sub	r15, r8	addss	xmm0, dword ptr [r11 + 4*r15]	
mov	qword ptr [rsp - 32], rax	cmp	r15, 32	add	rdi, r8	
mov	rax, qword ptr [rsp - 48]	jb	.LBB0 11	movss	dword ptr [rdx + 4*rdi], xmm0	
lea	rax, [4*rax]	mov	r8, gword ptr [rsp - 40]	mov	rdi, qword ptr [rsp - 16]	
mov	qword ptr [rsp - 40], rax	imul	r8, rcx	mov	r15, r8	
mov	r14, rsi	add	r8, gword ptr [rsp - 72]	or	r15, 1	
and	r14, -8	sub	r11, r8	.LBB0 14:		
mov	rax, rsi	mov	r8d, 0	not	r8	
neg	rax	cmp	r11, 32	cmp	r8, qword ptr [rsp - 8]	
mov	qword ptr [rsp - 8], rax	jb	.LBB0 12	je	.LBB0 2	
mov	rdx, gword ptr [rsp - 64]	xor	r8d, r8d	.LBB0 15:	-	
lea	r13, [rdx + 16]	.LBB0 9:		movss	xmm0, dword ptr [r9 + 4*r15 - 4	
mov	rcx, qword ptr [rsp - 72]	_	xmm0, xmmword ptr [r13 + 4*r8 - 16]	addss	xmm0, dword ptr [r10 + 4*r15 - 4]	
lea	rbp, [rcx + 16]	movups	xmm1, xmmword ptr [r13 + 4*r8]	movss	dword ptr [r12 + 4*r15], xmm0	
lea	rax, [r8 + 16]	movups	xmm2, xmmword ptr [rbp + 4*r8 - 16]	movss	xmm0, dword ptr [r9 + 4*r15]	
lea	r10, [rcx + 4]	addps	xmm2, xmm0	addss	xmm0, dword ptr [r10 + 4*r15]	
lea	r9, [rdx + 4]	movups	xmm0, xmmword ptr [rbp + 4*r8]	movss	dword ptr [r12 + 4*r15 + 4], xmm0	
mov	rdx, r8	addps	xmm0, xmm1	add	r15, 2	
xor	ecx, ecx	movups	xmmword ptr [rax + 4*r8 - 16], xmm2	cmp	rsi, r15	
mov	r12, r8	movups	xmmword ptr [rax + 4*r8], xmm0	jne	.LBB0 15	
mov	qword ptr [rsp - 16], rdi	add	r8, 8	jmp	.LBB0_2	
mov	qword ptr [rsp - 24], rbx	cmp	r14, r8	.LBB0 16:	_	
jmp	.LBB0_3	jne	.LBB0_9	pop	rbx	
.LBB0 2:	_	mov	r8, r14	pop	r12	
inc	rcx	cmp	r14, rsi	рор	r13	
mov	r8, qword ptr [rsp - 32]	je	.LBB0_2	pop	r14	
add	r13, r8	jmp	.LBB0 12	pop	r15	
mov	rll, qword ptr [rsp - 40]	.LBB0_11:		pop	rbp	
add	rbp, r11	xor	r8d, r8d	ret		13
add	rax, rbx	.LBB0_12:				-10
add	r12, rbx	mov	r15, r8			

push	-1F		m0 m0	÷0	TDD0 14	
push	r15	add	r9, r8	je	.LBB0_14	
push	r14	cmp	rcx, rdi	mov	rll, rex	
push	r13	je	.LBB0_16	imul	r11, qword ptr [rsp - 56]	
push	r12	.LBB0_3:		mov	r15, rcx	
push	rbx	test	rsi, rsi	imul	r15, qword ptr [rsp - 48]	
mov	qword ptr [rsp - 48], r9	jе	.LBB0_2	mov	rdi, rex	
mov	qword ptr [rsp - 72], r8	cmp	rsi, 8	imul	rdi, qword ptr [rsp + 64]	
mov	qword ptr [rsp - 56], rcx	jb	.LBB0 11	add	r11, r8	
mov	qword ptr [rsp - 64], rdx	mov	r11, rbx	mov	rbx, rdx	
test	rdi, rdi	imul	rll, rex	mov	rdx, qword ptr [rsp - 64]	
je	.LBB0 16	add	r11, rdx	movss	xmm0, dword ptr [rdx + 4*r11]	
mov	rax, qword ptr [rsp + 64]	mov	r8, qword ptr [rsp - 32]	mov	rdx, rbx	
mov	r8, qword ptr [rsp + 56]	imul	r8, rcx	mov	rbx, qword ptr [rsp - 24]	
	rbx, [4*rax]		r8, qword ptr [rsp - 64]	add	r15, r8	
lea		add				
mov	rax, qword ptr [rsp - 56]	mov	r15, r11	mov	rll, qword ptr [rsp - 72]	
lea	rax, [4*rax]	sub	r15, r8	addss	xmm0, dword ptr [r11 + 4*r15]	
mov	qword ptr [rsp - 32], rax	cmp	r15, 32	add	rdi, r8	
mov	rax, qword ptr [rsp - 48]	jb	.LBB0_11	movss	dword ptr [rdx + 4*rdi], xmm0	
lea	rax, [4*rax]	mov	r8, qword ptr [rsp - 40]	mov	rdi, qword ptr [rsp - 16]	
mov	qword ptr [rsp - 40], rax	imul	r8, rcx	mov	r15, r8	
mov	r14, rsi	add	r8, qword ptr [rsp - 72]	or	r15, 1	
and	r14, -8	sub	r11, r8	.LBB0_14:		
mov	rax, rsi	mov	r8d, 0	not	r8	
neg	rax	cmp	r11, 32	cmp	r8, gword ptr [rsp - 8]	
mov	qword ptr [rsp - 8], rax	jb	.LBB0 12	je	.LBB0 2	
mov	rdx, gword ptr [rsp - 64]	xor	r8d, r8d	.LBB0 15:	-	
lea	r13, [rdx + 16]	.LBB0 9:		movss	xmm0, dword ptr [r9 + 4*r15 - 4	
mov	rcx, qword ptr [rsp - 72]		xmm0, xmmword ptr [r13 + 4*r8 - 16]	addss	xmm0, dword ptr [r10 + 4*r15 - 4]	
lea	rbp, [rcx + 16]		xmm1, xmmword ptr [r13 + 4*r8]	movss	dword ptr [r12 + 4*r15], xmm0	
lea	rax, [r8 + 16]		xmm2, xmmword ptr [rbp + 4*r8 - 16]	movss	xmm0, dword ptr [r9 + 4*r15]	
			xmm2, xmm0	addss		
lea	r10, [rcx + 4]	addps			xmm0, dword ptr [r10 + 4*r15]	
lea	r9, [rdx + 4]		xmm0, xmmword ptr [rbp + 4*r8]	movss	dword ptr [r12 + 4*r15 + 4], xmm0	
mov	rdx, r8	addps	xmm0, xmm1	add	r15, 2	
xor	ecx, ecx	movups	xmmword ptr [rax + 4*r8 - 16], xmm2	стр	rsi, r15	
mov	r12, r8	movups		jne	.LBB0_15	
mov	qword ptr [rsp - 16], rdi	add	r8, 8	qmţ	.LBB0_2	
mov	qword ptr [rsp - 24], rbx	cmp	r14, r8	.LBB0_16:		
jmp	.LBB0_3	jne	.LBB0_9	pop	rbx	
.LBB0_2:		mov	r8, r14	pop	r12	
inc	rcx	cmp	r14, rsi	pop	r13	
mov	r8, qword ptr [rsp - 32]	je	.LBB0 2	pop	r14	
add	r13, r8	jmp	.LBB0 12	pop	r15	
mov	r11, gword ptr [rsp - 40]	.LBB0 11:	<u>-</u>	pop	rbp	
add	rbp, r11	xor	r8d, r8d	ret		14
add	rax, rbx	.LBB0 12:		100		14
add	r12, rbx	mov	r15, r8			
auu	IIZ, IDA	mov	113, 10			

test sil, 1

add

push rbp

r10, r11

Auto-vectorization in action

```
movups xmm0, xmmword ptr [r13 + 4*r8 - 16]
movups xmm1, xmmword ptr [r13 + 4*r8]
movups xmm2, xmmword ptr [rbp + 4*r8 - 16]
addps xmm2, xmm0
movups xmm0, xmmword ptr [rbp + 4*r8]
addps
       xmm0, xmm1
movups xmmword ptr [rax + 4*r8 - 16], xmm2
movups xmmword ptr [rax + 4*r8], xmm0
```

performance, not great for slideware.

Vectorization is great for

clang16.0.4 -01 -std=c++20

```
rbx
                                                 .LBB0 6
   push
                                           je
                                       .LBB0 2: # =>This Loop Header: Depth=1
   test
          rdi, rdi
   iе
          .LBB0 6
                                           test rsi, rsi
          rax, qword ptr [rsp + 24]
                                           je .LBB0 5
   mov
          r10, qword ptr [rsp + 16]
                                           xor ebx, ebx
   mov
   shl
       rax, 2
                                       .LBB0 4: # Parent Loop BB0 2 Depth=1
   shl
      r9, 2
                                                 xmm0, dword ptr [rdx + 4*rbx]
                                           movss
   shl
                                           addss
                                                  xmm0, dword ptr [r8 + 4*rbx]
          rcx, 2
      r11d, r11d
                                                  dword ptr [r10 + 4*rbx], xmm0
   xor
                                           movss
          .LBB0 2
   jmp
                                           inc
                                                  rbx
.LBB0 5: # in Loop: Header=BB0 2 Depth=1
                                                  rsi, rbx
                                           cmp
          r11
   inc
                                           jne
                                                  .LBB0 4
   add
          r10, rax
                                           jmp
                                                   .LBB0 5
   add
          r8, r9
                                       .LBB0 6:
   add
          rdx, rcx
                                                  rbx
                                           pop
       r11, rdi
   cmp
                                           ret
```

Never make performance claims without measurements

rows	-01 (ns)	-02 (ns)	speedup
1	5.0	6.7	0.75x
2	6.8	11.4	0.60x
4	15.2	20.6	0.74x
8	28.5	47.0	0.61x
16	124.0	99.0	1.25x
32	379.0	231.0	1.64x
64	1876.0	766.0	2.45x
128	6318.0	2888.0	2.19x
256	26103.0	14319.0	1.82x

Important lessons we learned

Less assembly isn't always better!

Vectorization isn't always better!

Designing the std::mdspan version

Looks like we're in luck, because there's a pending proposal

P1673 "A free function linear algebra interface based on the BLAS"

which is based on std::mdspan.

What do we have in the proposal?

What do we have in the reference implementation?

```
template<
 class ElementType x, class SizeType x, size t numRows x, size t numCols x, class Layout x, class Accessor x,
 class ElementType y, class SizeType y, size t numRows y, size t numCols y, class Layout y, class Accessor y,
 class ElementType z, class SizeType z, size t numRows z, size t numCols z, class Layout z, class Accessor z>
void add rank 2(
 std::experimental::mdspan<ElementType x, std::experimental::extents<SizeType x, numRows x, numCols x>, Layout x, Accessor x> x,
 std::experimental::mdspan<ElementType y, std::experimental::extents<SizeType y, numRows y, numCols y>, Layout y, Accessor y> y,
 std::experimental::mdspan<ElementType z, std::experimental::extents<SizeType z, numRows z, numCols z>, Layout z, Accessor z> z)
 static assert(x.static extent(0) == dynamic extent || z.static extent(0) == dynamic extent || x.static extent(0) == z.static ext
 using size type = std::common type t<SizeType x, SizeType y, SizeType z>;
 for (size type j = 0; j < x.extent(1); ++j) {</pre>
   for (size type i = 0; i < x.extent(0); ++i) {
     z(i,j) = x(i,j) + y(i,j);
```

Which layout should we use?

Our BLAS-like interface specifies one row stride, and elements are assumed to be contiguous in each each row, so the column stride is always 1.

Sound like we should use std::layout_stride, right?

Which layout should we use?

BLAS specifies one row stride, and elements are contiguous in each each row, so the column stride is always 1.

Sound like we should use std::layout_stride, right?

Wrong!

std::layout_stride supports only all strides specified at runtime.

If we target zero overhead, we have to specify one of the strides as 1 at compile time.

What does the Standard offer us instead?

There's a pending proposal <u>P2642</u> "Padded mdspan layouts", which proposes to write the following:

```
mdspan<float, dextents<size_t, 2>, layout_right_padded<>>
```

"We considered a variant of layout_stride that could encode any combination of compile-time or run-time strides in the layout type. ... However, we rejected this approach as overly complex for our design goals."

What does the Standard offer us instead?

There's a pending proposal P2642 "Padded mdspan layouts",

which proposes to write the following:

```
mdspan<float, dextents<size_t, 2>, layout_right_padded<>>
```

"We considered a variant of layout_stride that could encode any combination of compile-time or run-time strides in the layout type. ... However, we rejected this approach as overly complex for our design goals."

I'd still prefer to write the following

```
using layout_blas = layout_stride<extentsXX<size_t>, stridesX1<size_t>>;
    mdspan<float, layout_blas>
```

Disclaimer

In this talk I'll be using a slightly altered mdspan design.

Finally, matrix addition using mdspan

```
1 void add mdspan(
2
      mdspan<const float, layout blas> lhs,
3
     mdspan<const float, layout blas> rhs,
     mdspan<float, layout blas> dst
5){
      for (size t i = 0; i < dst.extent(0); ++i)</pre>
6
          for (size t j = 0; j < dst.extent(1); ++j)
8
              dst(i, j) = lhs(i, j) + rhs(i, j);
```

```
void add blas(
    size t rows, size t cols,
    const float* lhs, size t lhsRowStride,
    const float* rhs, size t rhsRowStride,
    float* dst, size t dstRowStride
    for (size t i = 0; i < rows; ++i)
        for (size t j = 0; j < cols; ++j)
            dst[dstRowStride * i + j] =
                lhs[lhsRowStride * i + j] +
                rhs[rhsRowStride * i + j];
```

```
void add_mdspan(
    mdspan<const float, layout_blas> lhs,
    mdspan<const float, layout_blas> rhs,
    mdspan<float, layout_blas> dst
) {
    for (size_t i = 0; i < dst.extent(0); ++i)
        for (size_t j = 0; j < dst.extent(1); ++j)
        dst(i, j) = lhs(i, j) + rhs(i, j);
}</pre>
```

```
void add blas(
    size t rows, size t cols,
    const float* lhs, size t lhsRowStride,
    const float* rhs, size t rhsRowStride,
    float* dst, size t dstRowStride
    for (size t i = 0; i < rows; ++i)
        for (size t j = 0; j < cols; ++j)
            dst[dstRowStride * i + j] =
                lhs[lhsRowStride * i + j] +
                rhs[rhsRowStride * i + j];
```

```
void add mdspan(
   mdspan<const float, layout blas> lhs,
   mdspan<const float, layout blas> rhs,
   mdspan<float, layout blas> dst
    for (size t i = 0; i < dst.extent(0); ++i)
        for (size t j = 0; j < dst.extent(1); ++j)
            dst(i, j) = lhs(i, j) + rhs(i, j);
```

C++ Core Guidelines, I.24: Avoid adjacent parameters that can be invoked by the same arguments in either order with different meaning.

```
void add blas(
    size t rows, size t cols,
    const float* lhs, size t lhsRowStride,
    const float* rhs, size t rhsRowStride,
    float* dst, size t dstRowStride
    for (size t i = 0; i < rows; ++i)
        for (size t j = 0; j < cols; ++j)
            dst[dstRowStride * i + j] =
                lhs[lhsRowStride * i + j] +
                rhs[rhsRowStride * i + j];
```

```
void add mdspan(
   mdspan<const float, layout blas> lhs,
   mdspan<const float, layout blas> rhs,
   mdspan<float, layout blas> dst
    for (size t i = 0; i < dst.extent(0); ++i)</pre>
        for (size t j = 0; j < dst.extent(1); ++j)
            dst(i, j) = lhs(i, j) + rhs(i, j);
```

C++ Core Guidelines, I.24: Avoid adjacent parameters that can be invoked by the same arguments in either order with different meaning.

```
void add blas(
    size t rows, size t cols,
    const float* lhs, size t lhsto cride,
    const float* rhs, size t riskowStride,
    float* dst, size t ds Rowstride
    for (size t i = 0; i < rows; ++i)
        for (site t j = 0; j < cols; ++j)
           dst[dstRowStride * i + j] =
                lhs[lhsRowStride * i + j] +
                rhs[rhsRowStride * i + j];
```

```
void add_mdspan(
    mdspan<const float, layout_blas> lhs,
    mdspan<const float, layout_blas> rhs,
    mdspan<float, layout_blas> dst
) {
    for (size_t i = 0; i < dst.extent(0); ++i)
        for (size_t j = 0; j < dst.extent(1); ++j)
        dst(i, j) = lhs(i, j) + rhs(i, j);
}</pre>
```

C++ Core Guidelines, I.24: Avoid adjacent parameters that can be invoked by the same arguments in either order with different meaning.

I've got bad news

```
add
   push
          rbx
                                                 rdi, rsi
                                          add
                                                 r9, r8
   mov
          rax, qword ptr [rsp + 80]
                                          add
   test
          rax, rax
                                                 r10, rdx
   je
          .LBB0 6
                                                 r11, rax
                                          cmp
   lea r10, [rsp + 80]
                                          je .LBB0 6
                                       .LBB0 2: # =>This Loop Header: Depth=1
   lea r9, [rsp + 48]
   lea
          rdi, [rsp + 16]
                                          test
                                                 rcx, rcx
          rcx, qword ptr [r10 + 8]
                                          je .LBB0 5
   mov
          rdx, qword ptr [r10 + 16]
                                          xor ebx, ebx
   mov
          rsi, qword ptr [rdi + 16]
                                       .LBB0 4: # Parent Loop BB0 2 Depth=1
   mov
          rdi, qword ptr [rdi + 24]
                                                 xmm0, dword ptr [rdi + 4*rbx]
                                          movss
   mov
          r8, qword ptr [r9 + 16]
                                          addss
                                                 xmm0, dword ptr [r9 + 4*rbx]
   mov
          r9, qword ptr [r9 + 24]
                                                  dword ptr [r10 + 4*rbx], xmm0
                                          movss
   mov
          r10, qword ptr [r10 + 24]
                                          inc
                                                  rbx
   mov
   shl
          rsi, 2
                                                  rcx, rbx
                                          cmp
   shl
          r8, 2
                                          jne
                                                 .LBB0 4
   shl
          rdx, 2
                                          jmp
                                                  .LBB0 5
      r11d, r11d
                                       .LBB0 6:
   xor
   jmp
          .LBB0 2
                                                  rbx
                                          pop
.LBB0 5: # in Loop: Header=BB0 2 Depth=1
                                          ret
                                                                          33
          r11
   inc
```

First fix idea

```
void add blas(
    size t rows, size t cols,
    const float* lhs, size t lhsRowStride,
    const float* rhs, size t rhsRowStride,
    float* dst, size t dstRowStride
) {
    for (size t i = 0; i < rows; ++i)
        for (size t j = 0; j < cols; ++j)
            dst[dstRowStride * i + j] =
                lhs[lhsRowStride * i + j] +
                rhs[rhsRowStride * i + j];
```

```
void add_mdspan(
    mdspan<const float, layout_blas> lhs,
    mdspan<const float, layout_blas> rhs,
    mdspan<float, layout_blas> dst
) {
    for (size_t i = 0; i < dst.extent(0); ++i)
        for (size_t j = 0; j < dst.extent(1); ++j)
        dst(i, j) = lhs(i, j) + rhs(i, j);
}</pre>
```

First fix idea

```
void add blas(
    size t rows, size t cols,
    const float* lhs, size t lhsRowStride,
    const float* rhs, size t rhsRowStride,
    float* dst, size t dstRowStride
) {
    for (size t i = 0; i < rows; ++i)
        for (size t j = 0; j < cols; ++j)
            dst[dstRowStride * i + j] =
                lhs[lhsRowStride * i + j] +
                rhs[rhsRowStride * i + j];
```

```
void add mdspan(
   mdspan<const float, layout blas> lhs,
   mdspan<const float, layout blas> rhs,
   mdspan<float, layout blas> dst
) {
    for (size t i = 0; i < dst.extent(0); ++i)</pre>
        for (size t j = 0; j < dst.extent(1); ++j)
            dst(i, j) = lhs(i, j) + rhs(i, j);
```

Let's avoid passing the same extents 3 times!

layout_stride_only

Primary responsibility of a layout (or derived mapping in the standard) is to map a multi-dimensional index (a sequence of indices) into a single offset for the pointer.

For layout_stride, this mapping is a dot product of the multi-index and strides:

```
return ((static cast<size type>(i)*stride(P)) + ... + 0);
```

That is, it depends only on strides and not extents. Extents are needed only for bounds checking.

If we relax the layout concept to require only mapping, then it's valid to have layout with strides only.

Result: extents are passed only once

```
1 void add mdspan stride only(
2
      mdspan<const float, layout stride only<stridesX1<size t>>> lhs,
3
      mdspan<const float, layout stride only<stridesX1<size t>>> rhs,
      mdspan<float, layout blas> dst
5){
      for (size t i = 0; i < dst.extent(0); ++i)</pre>
6
          for (size t j = 0; j < dst.extent(1); ++j)
8
              dst(i, j) = lhs(i, j) + rhs(i, j);
9 }
```

This gets us from 42 to 35 lines, but the target is 32

```
rbx
                                         add
                                                r10, r9
   push
   mov
          rax, qword ptr [rsp + 16]
                                         cmp r11, rax
                                         je .LBB0 6
   test
         rax, rax
                                      .LBB0 2: # =>This Loop Header: Depth=1
   je
         .LBB0 6
   lea r10, [rsp + 16]
                                         test r8, r8
          r8, qword ptr [r10 + 8]
                                         je .LBB0 5
   mov
         r9, qword ptr [r10 + 16]
                                         xor ebx, ebx
   mov
      r10, qword ptr [r10 + 24]
                                     .LBB0 4: # Parent Loop BB0 2 Depth=1
   mov
   shl rdi, 2
                                               xmm0, dword ptr [rsi + 4*rbx]
                                         movss
   shl rdx, 2
                                         addss
                                                xmm0, dword ptr [rcx + 4*rbx]
   shl
      r9, 2
                                                dword ptr [r10 + 4*rbx], xmm0
                                         movss
      r11d, r11d
                                         inc
                                                rbx
   xor
   jmp
         .LBB0 2
                                                r8, rbx
                                         cmp
.LBB0 5: # in Loop: Header=BB0 2 Depth=1
                                                .LBB0 4
                                         jne
        r11
   inc
                                         jmp
                                                .LBB0 5
   <u>add</u> rsi, rdi
                                      .LBB0 6:
   add
         rcx, rdx
                                                rbx
                                         pop
                                         ret
                                                                        38
```

Do these optimizations even matter?

rows	BLAS-like	mdspan	stride_only
1	5.0	10.9	8.9
2	6.8	12.2	11.9
4	15.2	17.5	15.0
8	28.5	37.7	32.7
16	124.0	135.0	103.0
32	379.0	481.0	372.0
64	1876.0	1872.0	
128		7365.0	6294.0
256	26103.0	27882.0	25943.0

Filling a matrix with a value

```
void fill_mdspan(
    mdspan<float, layout_blas> dst,
    float value
) {
    for (size_t i = 0; i < dst.extent(0); ++i)
        for (size_t j = 0; j < dst.extent(1); ++j)
            dst(i, j) = value;
}</pre>
```

```
rdi, rdi
   test
   jе
            .LBB0 6
   shl
           rcx, 2
           eax, eax
   xor
   jmp
           .LBB0 2
.LBB0 5: # in Loop: Header=BB0 2 Depth=1
   inc
           rax
   add
           rdx, rcx
           rax, rdi
   cmp
   jе
           .LBB0 6
.LBB0 2: # =>This Loop Header: Depth=1
          rsi, rsi
   test
           .LBB0 5
   jе
           r8d, r8d
   xor
.LBB0 4: # Parent Loop BB0 2 Depth=1
   movss
           dword ptr [rdx + 4*r8], xmm0
   inc
           r8
   cmp
           rsi, r8
                             BLAS-like
           .LBB0 4
   ine
   jmp
            .LBB0 5
.LBB0 6:
   ret
```

```
rax, qword ptr [rsp + 8]
   mov
           rax, rax
   test
   jе
           .LBB0 6
   lea
           rsi, [rsp + 8]
           rcx, qword ptr [rsi + 8]
   mov
           rdx, qword ptr [rsi + 16]
   mov
           rsi, qword ptr [rsi + 24]
   mov
   shl
           rdx, 2
           edi, edi
   xor
   jmp
           .LBB0 2
.LBB0 5: #
          in Loop: Header=BB0 2 Depth=1
   inc
           rdi
   add
           rsi, rdx
           rdi, rax
   cmp
   jе
           .LBB0 6
.LBB0 2: #
          =>This Loop Header: Depth=1
   test
           rcx, rcx
   jе
           LBB0 5
           r8d, r8d
   xor
.LBB0 4: #
          Parent Loop BB0 2 Depth=1
           dword ptr [rsi + 4*r8], xmm0
   movss
   inc
           r8
   cmp
           rcx, r8
   ine
           .LBB0 4
                             mdspan
   jmp
           .LBB0 5
.LBB0 6:
```

ret

```
rdi, rdi
   test
   jе
           .LBB0 6
   shl
           rcx, 2
           eax, eax
   xor
   jmp
           .LBB0 2
.LBB0 5: # in Loop: Header=BB0 2 Depth=1
   inc
           rax
   add
           rdx, rcx
           rax, rdi
   cmp
   jе
           .LBB0 6
.LBB0 2: # =>This Loop Header: Depth=1
          rsi, rsi
   test
         .LBB0 5
   jе
           r8d, r8d
   xor
.LBB0 4: # Parent Loop BB0 2 Depth=1
   movss
           dword ptr [rdx + 4*r8], xmm0
   inc
           r8
   cmp
           rsi, r8
                             BLAS-like
   ine
           .LBB0 4
   jmp
           .LBB0 5
.LBB0 6:
   ret
```

```
rax, qword ptr [rsp + 8]
   mov
   test
           rax, rax
   jе
           .LBB0 6
           rsi, [rsp + 8]
   lea
           rcx, qword ptr [rsi + 8]
   mov
           rdx, qword ptr [rsi + 16]
   mov
           rsi, qword ptr [rsi + 24]
   mov
   shl
           rdx, 2
           edi, edi
   xor
   jmp
           .LBB0 2
.LBB0 5: #
          in Loop: Header=BB0 2 Depth=1
   inc
           rdi
   add
           rsi, rdx
           rdi, rax
   cmp
   jе
           .LBB0 6
.LBB0 2: #
          =>This Loop Header: Depth=1
   test
           rcx, rcx
   jе
           LBB0 5
           r8d, r8d
   xor
.LBB0 4: #
          Parent Loop BB0 2 Depth=1
           dword ptr [rsi + 4*r8], xmm0
   movss
   inc
           r8
   cmp
           rcx, r8
           .LBB0 4
   ine
                             mdspan
   jmp
           .LBB0 5
.LBB0 6:
```

ret

Can Chandler save us?





There Are No **Zero-Cost Abstractions**

```
foo(...):
#include <memory>
void bar(int* ptr) noexcept;
                                           .LBB0_2:
                                                     $0, (%rbx)
                                            mova
// Takes ownership.
                                                    %rdi, 8(%rsp)
                                            mova
void baz(unique_ptr<int> ptr)
                                                     8(%rsp), %rdi
                                            leag
    noexcept;
                                            callq
                                                     baz(...)
                                                    8(%rsp), %rdi
                                            mova
void foo(unique_ptr<int> ptr) {
                                                     %rdi, %rdi
                                            testq
  if (*ptr > 42) {
                                                     .LBB0_4
                                             je
    bar(ptr.get());
                                            callq
                                                     operator delete(void*)
    *ptr = 42;
                                           .LBB0 4:
                                                     $16, %rsp
                                            addq
  baz(std::move(ptr));
                                                     %rbx
                                            popq
                                            reta
```

I've got bad and good news for you

I've got bad and good news for you

Bad news: that comment doesn't help

```
static assert(
    std::is trivially copy constructible v<mdspan<float, layout blas>>);
static assert(
    std::is trivially move constructible v<mdspan<float, layout blas>>);
static assert(std::is trivially destructible v<mdspan<float, layout blas>>);
static assert(std::is trivial v<layout blas>);
static assert(
    sizeof(mdspan<float, layout blas>) ==
    sizeof(float*) + 3 * sizeof(size t));
```

I've got bad and good news for you

Bad news: that comment doesn't help

```
static assert(
    std::is trivially copy constructible v<mdspan<float, layout blas>>);
static assert(
    std::is trivially move constructible v<mdspan<float, layout blas>>);
static assert(std::is trivially destructible v<mdspan<float, layout blas>>);
static assert(std::is trivial v<layout blas>);
static assert(
    sizeof(mdspan<float, layout blas>) ==
    sizeof(float*) + 3 * sizeof(size t));
```

Good news: we'll learn something new today!

If the object size is larger than two eight-bytes, it is passed in memory:

C++ on x86-64: when are structs/classes passed and returned in registers?

If it is non POD, it is passed in memory:

```
struct foo
{
    unsigned long long a;
    foo(const struct foo& rhs){}  //Commenting this gives mov rax, rdi
};

unsigned long long foo(struct foo f)
{
    return f.a;  //mov rax, QWORD PTR [rdi]
}
```

answered Feb 23, 2017 at 10:45

Margaret Bloom



41.9k • 5 • 78 • 124

Solution

```
1 void fill mdspan split(
2
      extentsXX<size t> extents,
3
      mdspan<float, layout stride only<stridesX1<size t>>> dst,
      float value
5){
      for (size t i = 0; i < extents[0]; ++i)</pre>
6
          for (size t j = 0; j < extents[1]; ++j)</pre>
8
              dst(i, j) = value;
9 }
```

We did it!

```
test
          rdi, rdi
                                                       rdi, rdi
                                                test
   ie .LBB0 6
                                                jе
                                                       .LBB0 6
   shl
          rcx, 2
                                                shl
                                                       rdx, 2
          eax, eax
                                                       eax, eax
   xor
                                                xor
        .LBB0 2
                                                      .LBB0 2
   jmp
                                                jmp
.LBB0 5: # in Loop: Header=BB0 2 Depth=1
                                            .LBB0 5: #
                                                      in Loop: Header=BB0 2 Depth=1
   inc
                                                inc
          rax
                                                       rax
   add
       rdx, rcx
                                                add
                                                      rcx, rdx
   cmp rax, rdi
                                                cmp
                                                       rax, rdi
          .LBB0 6
                                                       .LBB0 6
   jе
                                                jе
.LBB0 2: # =>This Loop Header: Depth=1
                                            .LBB0 2: # =>This Loop Header: Depth=1
   test
         rsi, rsi
                                                test
                                                      rsi, rsi
   je .LBB0 5
                                                jе
                                                      .LBB0 5
   xor r8d, r8d
                                                xor
                                                       r8d, r8d
.LBB0 4: # Parent Loop BB0 2 Depth=1
                                             .LBB0 4: #
                                                      Parent Loop BB0 2 Depth=1
          dword ptr [rdx + 4*r8], xmm0
                                                       dword ptr [rcx + 4*r8], xmm0
   movss
                                                movss
   inc
          r8
                                                inc
                                                       r8
          rsi, r8
                                                       rsi, r8
   cmp
                                                cmp
                                                jne
   jne
          .LBB0 4
                                                       .LBB0 4
   jmp
          .LBB0 5
                                                qmr
                                                       .LBB0 5
.LBB0 6:
                                             .LBB0 6:
   ret
                                                ret
```

Going back to our addition example

We can apply the same approach and avoid extra stack access.

Going back to our addition example

We can apply the same approach and avoid extra stack access.

But then we can notice something interesting.

Assembly for BLAS-like implementation

```
rbx
   push
   test
          rdi, rdi
          .LBB0 6
   jе
          rax, qword ptr [rsp + 24]
   mov
          r10, qword ptr [rsp + 16]
   mov
   shl
          rax, 2
   shl
          r9, 2
   shl
          rcx, 2
       r11d, r11d
   xor
          .LBB0 2
   jmp
.LBB0 5: # in Loop: Header=BB0 2 Depth=1
          r11
   inc
          r10, rax
   add
   add
          r8, r9
   add
          rdx, rcx
       r11, rdi
   cmp
```

```
.LBB0 6
   jе
.LBB0 2: # =>This Loop Header: Depth=1
   test rsi, rsi
   je .LBB0 5
   xor ebx, ebx
.LBB0 4: # Parent Loop BB0 2 Depth=1
          xmm0, dword ptr [rdx + 4*rbx]
   movss
   addss
          xmm0, dword ptr [r8 + 4*rbx]
          dword ptr [r10 + 4*rbx], xmm0
   movss
   inc
           rbx
          rsi, rbx
   cmp
   jne
           .LBBO 4
           .LBB0 5
   jmp
.LBB0 6:
           rbx
   pop
   ret
```

System V AMD64 ABI

"Parameters to functions are passed in the registers rdi,rsi,rdx,rcx,r8,r9, and further values are passed on the stack in reverse order."

https://wiki.osdev.org/System V ABI

That's 6 registers for parameters.

Our function has 8 register-size parameters

```
1 void add blas(
2
       size t rows, size t cols,
3
       const float* lhs, size t lhsRowStride,
4
       const float* rhs, size t rhsRowStride,
5
       float* dst, size t dstRowStride
6) {
       for (size t i = 0; i < rows; ++i)
8
           for (size t j = 0; j < cols; ++j)
9
               dst[dstRowStride * i + j] =
10
                   lhs[lhsRowStride * i + j] +
                   rhs[rhsRowStride * i + j];
11
12 }
```

Smaller ints benefit stack usage

```
1 void add blas extents(
 2
       extentsXX<uint32 t> extents,
 3
       const float* lhs, size t lhsRowStride,
 4
       const float* rhs, size t rhsRowStride,
 5
       float* dst, size t dstRowStride
 6) {
       for (uint32 t i = 0; i < extents[0]; ++i)</pre>
 8
           for (uint32 t j = 0; j < extents[1]; ++j)</pre>
                dst[dstRowStride * i + j] =
10
                    lhs[lhsRowStride * i + j] +
                    rhs[rhsRowStride * i + j];
11
12 }
```

Revisiting user API

Improving performance is good.

But making the user manually split their multi-dimensional arrays into pieces just to use our function isn't good.

I don't know what's the best solution.

I have one idea, maybe someone will have a better one.

Inlining wrapper

```
1 template<class MDDst, class MDLhs, class MDRhs>
2
       requires (/* element type and compile-time extents match */)
     attribute (( always inline ))
  void add(MDDst&& dst, MDLhs&& lhs, MDRhs&& rhs) {
5
       assert(lhs.extents() == rhs.extents());
 6
       if constexpr (requires { dst.resize(lhs.extents()); })
           dst.resize(lhs.extents());
       else
8
9
           assert(dst.extents() == lhs.extents());
       /* call our optimized implementation */
10
11 }
```

Expression templates

The user should be able to simply write

```
dst = lhs + rhs;
```

Which internally first would create an expression template for 1hs + rhs, then call the add function on assignment.

Microsoft x64 calling convention

"The x64 ABI uses a four-register fast-call calling convention by default. ... Integer arguments are passed in registers RCX, RDX, R8, and R9."

"Any argument that doesn't fit in 8 bytes, or isn't 1, 2, 4, or 8 bytes, must be passed by reference."

https://learn.microsoft.com/en-us/cpp/build/x64-calling-convention

Microsoft x64 calling convention

"The x64 ABI uses a four-register fast-call calling convention by default. ... Integer arguments are passed in registers RCX, RDX, R8, and R9."

"Any argument that doesn't fit in 8 bytes, or isn't 1, 2, 4, or 8 bytes, must be passed by reference."

https://learn.microsoft.com/en-us/cpp/build/x64-calling-convention

It looks like Microsoft just doesn't like high-level abstractions.

```
rows$ = 8
                BLAS-like
cols$ = 16
value$ = 24
dst$ = 32
dstRowStride$ = 40
void fill blas (unsigned int64, unsigned
 int64,float,float *,unsigned int64)
$LN19:
    test
           rcx, rcx
   jе
           SHORT $LN17@fill blas
           QWORD PTR [rsp+8], rdi
   mov
         rax, QWORD PTR dstRowStride$[rsp]
   mov
           r8, rcx
   mov
           DWORD PTR [rsp+24], xmm2
   movss
           r10, QWORD PTR [rax*4]
   lea
$LL4@fill blas:
    test rdx, rdx
   iе
           SHORT $LN2@fill blas
   movsxd rax, DWORD PTR value$[rsp]
           rdi, r9
   mov
           rcx, rdx
   mov
   rep stosd
$LN2@fill blas:
   add
           r9, r10
   sub r8, 1
   jne SHORT $LL4@fill blas
           rdi, QWORD PTR [rsp+8]
   mov
$LN17@fill blas:
   ret
           0
```

```
extents = 8
                mdspan
dst\$ = 16
value$ = 24
void fill mdspan split(extents,mdspan,float)
$LN20:
           QWORD PTR [rsp+8], rdi
   mov
           r9, QWORD PTR [rcx]
   mov
           r8d, r8d
   xor
           DWORD PTR [rsp+24], xmm2
   movss
   test
           r9, r9
           SHORT $LN3@fill mdspa
   jе
           r10, QWORD PTR [rcx+8]
   mov
$LL4@fill mdspa:
    test
           r10, r10
    je
           SHORT $LN2@fill mdspa
   mov
           rax, OWORD PTR [rdx]
   mov
           rcx, r8
   imul
           rcx, QWORD PTR [rdx+8]
   lea
           rdi, QWORD PTR [rax+rcx*4]
   movsxd rax, DWORD PTR value$[rsp]
           rcx, r10
   mov
   rep stosd
$LN2@fill mdspa:
    inc
           r8
           r8, r9
    cmp
    jb
           SHORT $LL4@fill mdspa
$LN3@fill mdspa:
           rdi, QWORD PTR [rsp+8]
   mov
   ret
           0
```

Doing the best thing is much more difficult than it should be.

- Doing the best thing is much more difficult than it should be.
- If you want parameters to be passed in registers, make sure they are trivial to copy and small enough (8 bytes on Windows, 16 on other major platforms).
- This might mean sticking to raw pointers and ints on the low level.
 Maybe, we can create mdspan's from them inside the implementation.
- Don't pass unnecessary large parameters, because registers for them are limited (4 on Windows, 6 otherwise).

- Doing the best thing is much more difficult than it should be.
- If you want parameters to be passed in registers, make sure they have trivial copy and small enough (8 bytes on Windows, 16 on other major platforms).
- This might mean sticking to raw pointers and ints on the low level.
 Maybe, we can create mdspan's from them inside the implementation.
- Don't pass unnecessary large parameters, because registers for them are limited (4 on Windows, 6 otherwise).
- Convenient wrappers can hide this complexity from the end user.

- Doing the best thing is much more difficult than it should be.
- If you want parameters to be passed in registers, make sure they have trivial copy and small enough (8 bytes on Windows, 16 on other major platforms).
- This might mean sticking to raw pointers and ints on the low level.
 Maybe, we can create mdspan's from them inside the implementation.
- Don't pass unnecessary large parameters, because registers for them are limited (4 on Windows, 6 otherwise).
- Convenient wrappers can hide this complexity from the user.
- std::mdspan isn't flexible enough, and it may be too late to fix it.

Thank you for attention!

To higher dimensions

What is an image?







Will Rosecrans

What Is an Image, Anyway

A Pixel Is *Not* A Little Square, A Pixel Is *Not* A Little Square, A Pixel Is *Not* A Little Square! (And a Voxel is *Not* a Little Cube)¹

Technical Memo 6

Alvy Ray Smith July 17, 1995

Abstract

My purpose here is to, once and for all, rid the world of the misconception that a pixel is a little geometric square. This is not a religious issue. This is an issue that strikes right at the root of correct image (sprite) computing and the ability to correctly integrate (converge) the discrete and the continuous. The little square model is simply incorrect. It harms. It gets in the way. If you find yourself thinking that a pixel is a little square, please read this paper. I will have succeeded if you at least understand that you are using the model and why it is permissible in your case to do so (is it?).

Image representation

Two different approaches:

- Two-dimensional array of pixels.
- 2. Three-dimensional array of scalars,
 - where the last dimension is interpreted as a pixel,
 - which has a specified color space.


Benefits of a three-dimensional representation

- A lot image operations don't care about the pixel color space, only its size and scalar type:
 - slicing, copy
 - alpha blending
- For such operations, we can avoid generating identical assembly for different color spaces, without relying on non-standard Identical Code Folding.
- It allows to formulate in-place color conversions, for example, from RGB to BGR.
- Good as an example for this presentation.

Image layout draft

```
1 template<class ColorSpace>
 2 struct ImageLayout {
 3
       size t rows;
       size t cols;
 4
 5
       size t rowStride;
 6
       [[no unique address]] ColorSpace colorSpace;
 7
8
       auto extents() const {
 9
           return {rows, cols, channelCount(colorSpace)};
10
11
       auto strides() const {
12
           return {rowStride, channelCount(colorSpace),
13
                   std::integral constant<size t, 1>{}};
14
15 };
```

RGB to Grayscale conversion



Color spaces

```
1 struct RGB {};
2
 3 auto channelCount(RGB) {
 4
       return std::integral constant<size t, 3>{};
5 }
 6
 7 struct Grayscale {};
8
 9 auto channelCount(Grayscale) {
       return std::integral constant<size t, 1>{};
10
11 }
```

Conversion using mdspan (draft)

```
1 void convertColorSpace(
2
       mdspan<uint8 t, ImageLayout<Grayscale>> dst,
 3
       mdspan<const uint8 t, ImageLayout<RGB>> src
 4) {
 5
       for (size t i = 0; i < dst.extent(0); ++i) {</pre>
 6
           for (size t j = 0; j < dst.extent(1); ++j) {</pre>
               auto srcPixel = src(i, j);
 8
               dst(i, j, 0) =
 9
                    srcPixel[0] * 0.299f +
                    srcPixel[1] * 0.587f +
10
12
                    srcPixel[2] * 0.114f;
13
14
15 }
```

Thank you again!