

## Performance Engineering Being Friendly to Your Hardware

**IGNAS BAGDONAS** 





# Being Friendly to Your Hardware

Performance Engineering

A gentle introduction to hardware for software engineers


#### Where does C++ run?

#### On an abstract C++ machine

#### On an abstract C++ machine?




C++ runs on a computer platform



































#### Computer system




#### Computer system






#### Computer system

#### Processor cores + Interconnect + Memory




Complex and scary


And mostly out of scope of our discussion anyway




- Addressable capacitor array
- Short term nonvolatile
- Speeds capacitor array vs bus interface



- Open a row
- Send part of address one command



 Wait for a portion of array to get selected.



#### Send column address and Memory actual memory operation – another command Column → Row → $\mathsf{ACT}$ RD/WR wait **1T 10T 1T**

#### • Wait for a portion of row to Memory get selected and capacitors sensed. Column → Row → $\mathsf{ACT}$ RD/WR wait wait **1T 10T 1T 10T**

#### Actual data transfer. Memory Wider and shorter transaction for DDR4 Column Narrower and longer transaction for DDR5 → Row → $\mathsf{ACT}$ RD/WR wait data wait


**10T** 

**4T** 

**1T** 


**1T** 

**10T** 




Capacitor array access is

destructive



- One row active at a time
- All rows need to be refreshed periodically



• Usable utilization is quite

far away from theoretical

- DDR architecture it is only a fraction of bus transaction that is in fact DDR
- Row addressing
- Column addressing
- Generation to generation capacitor array operates at mostly the same frequency, bus transfer speed in fact increases
- Multiple memory modules (sockets)
- Page size CPU vs memory
- Address mapping




- One row open per bank
- Logical partitioning







- One row open per bank
- Logical partitioning




- One row open per bank
- Logical partitioning



- One row open per bank
- Logical partitioning





- Bank group a grouping of logically addressable banks
- Multiple open rows per bank group
- Multiple outstanding commands in progress







- Bank group a grouping of logically addressable banks
- Multiple open rows per bank group
- Multiple outstanding commands in progress









- Bank group a grouping of logically addressable banks
- Multiple open rows per bank group
- Multiple outstanding commands in progress



- Bank group a grouping of logically addressable banks
- Multiple open rows per bank group
- Multiple outstanding commands in progress



- Multiple bank groups for a rank
- A rank is just a CS line from the electrical domain perspective
- It is part of addressing scheme too



- Multiple bank groups for a rank
- A rank is just a CS line from the electrical domain perspective
- It is part of addressing scheme too
- equal to multiple separate groups of memory components assembled on the same PCB
- MDP and vendor marketing names for multilayer components

### Memory

What about HBM?

Not 1024 bits, 8 x 128 instead.

Bandwidth will only be high when there is sufficient stream of commands inflight

What about remote memory?

CXL and vendor proprietary interconnects

Coherency is expensive

Single physical address space is expensive

Single logical cache coherent address space is very expensive

What about nonvolatile memory?

NVDIMM-\* variants, vendor specifics.

Useful for debugging

System address mapping design and control

### Addressable memory units

- SW visible page size is (typically) 4KB
- DDR memory page (row) size depends on the actual components used
- Mapping is controllable by low level firmware
- In most practical cases at boot time only

Configuration		1 Gb x4	512 Mb x8	256 Mb x16
Bank Address	# of Bank Groups	4	4	2
	BG Address	BG0~BG1	BG0~BG1	BG0
	Bank Address in a BG	BA0~BA1	BA0~BA1	BA0~BA1
Row Address		A0~A15	A0~A14	A0~A14
Column Address		A0~A9	A0~A9	A0~A9
Page size		512B	1KB	2KB

Same capacity, different composition => different performance profile

From JESD 79-4 DDR4 specification

### Memory

- Memory system is in the uncore
- Cores act as clients
- Remote socket cores act as clients
- Distributed cache coherence is hard and expensive
- Writing implies reading first in most of cases
- Reading has a load on cache hierarchy
- Nontemporal writes may help in some cases
- Cacheability parameters can be tuned, this is highly platform dependent though.

# Processor (core)



#### Instruction fetch




- Gets next block of (partial) instructions
- Linear fetch
- Incoming branch
- Instruction alignment
- Instruction fusing

### Branch prediction



- Governs fetching of next instruction blocks
- A set of tables
- Branch history
- Branch site
- Branch target
- Repetitive patterns
- Really complex
- High cost of error

# Instruction decoding




- Multiple instructions get decoded in parallel
- Even for variable length encoding
- Not that complex in HW domain
- Fusion

### Instruction input

- Has to be logically sequential
- Can be physically parallel
- HW is inherently parallel
- Myth: decoding variable length instructions is:
  - Complex
  - Serial
  - Slow
- Fetch block size
- Linear fetch vs incoming branch

## Instruction decoding



- Decoded operations may get cached
- There is a library of operations for complex instructions and events
- Decoded operations may get fused

```
uint64_t v = 0x123456789abcdef0;
```

```
uint64_t v = 0x123456789abcdef0;
```

```
MIPS

li $2, 38141952

ori $2, $2, 0x8acf

dsl1 $2, $2, 17

daddiu $2, $2, 9903

dsl1 $2, $2, 18

ori $2, $2, 0xdef0

46 02 02 3c cf 8a 42 34 78 14 02 00 af 26 42 64 b8 14 02 00 f0 de 42 34
```

```
uint64 t v = 0x123456789abcdef0;
```

```
MIPS
                                                                            RISC-V
li
        $2, 38141952
                                                                                  a5, 305418240
       $2, $2, 0x8acf
                                                                            addi a5, a5, 1657
ori
       $2, $2, 17
                                                                                  a0, -1698897920
dsll
daddiu $2, $2, 9903
                                                                            slli a5, a5, 32
dsll
      $2, $2, 18
                                                                            addi a0, a0, -272
        $2, $2, 0xdef0
                                                                            add a0, a5, a0
46 02 02 3c cf 8a 42 34 78 14 02 00 af 26 42 64 b8 14 02 00 f0 de 42 34
                                                                            12 34 57 b7 67 97 87 93 9a bc e5 37 02 07 97 93 ef 05 05 13 00 a7 85 33
```

```
uint64 t v = 0x123456789abcdef0;
```

```
MIPS
li $2, 38141952
ori $2, $2, 0x8acf
dsll $2, $2, 17
daddiu $2, $2, 9903
dsll $2, $2, 18
ori $2, $2, 0xdef0
46 02 02 3c cf 8a 42 34 78 14 02 00 af 26 42 64 b8 14 02 00 f0 de 42 34
```

```
RISC-V

li a5, 305418240

addi a5, a5, 1657

li a0, -1698897920

slli a5, a5, 32

addi a0, a0, -272

add a0, a5, a0

12 34 57 b7 67 97 87 93 9a bc e5 37 02 07 97 93 ef 05 05 13 00 a7 85 33
```

```
SPARC

sethi %hi(0x12345400), %g1

sethi %hi(0x9ABCDC00), %o0

or %g1, 0x278, %g1

or %o0, 0x2F0, %o0

sllx %g1, 32, %g1

add %g1, %o0, %o0

15 8d 04 03 37 af 26 11 78 62 10 82 f0 22 12 90 20 70 28 83 08 40 00 90
```

```
uint64 t v = 0x123456789abcdef0;
```

```
MIPS
                                                                              RISC-V
li
        $2, 38141952
                                                                                    a5, 305418240
        $2, $2, 0x8acf
                                                                              addi a5, a5, 1657
ori
        $2, $2, 17
                                                                                    a0, -1698897920
dsll
daddiu $2, $2, 9903
                                                                              slli a5, a5, 32
dsll
        $2, $2, 18
                                                                              addi a0, a0, -272
        $2, $2, 0xdef0
                                                                              add a0, a5, a0
46 02 02 3c cf 8a 42 34 78 14 02 00 af 26 42 64 b8 14 02 00 f0 de 42 34
                                                                              12 34 57 b7 67 97 87 93 9a bc e5 37 02 07 97 93 ef 05 05 13 00 a7 85 33
ARM
                                                                              SPARC
        x0, 0xdef0
                                                                              sethi %hi(0x12345400), %q1
mov
       x0, 0x9abc, 1sl 16
                                                                              sethi %hi(0x9ABCDC00), %o0
movk
movk
       x0, 0x5678, 1s1 32
                                                                                     %g1, 0x278, %g1
        x0, 0x1234, 1s1 48
movk
                                                                                     %o0, 0x2F0, %o0
00 de 9b d2 80 57 b3 f2 00 cf ca f2 80 46 e2 f2
                                                                              sllx %g1, 32, %g1
                                                                                     %q1, %o0, %o0
                                                                              15 8d 04 03 37 af 26 11 78 62 10 82 f0 22 12 90 20 70 28 83 08 40 00 90
```

### Code density - fusion

 $uint64_t v = 0x123456789abcdef0;$ 

```
x86
movabs r10, 0x123456789abcdef0
49 ba f0 de bc 9a 78 56 34 12
```

```
ARM

mov x0, 0xdef0

movk x0, 0x9abc, 1s1 16

movk x0, 0x5678, 1s1 32

movk x0, 0x1234, 1s1 48


00 de 9b d2 80 57 b3 f2 00 cf ca f2 80 46 e2 f2
```



Imaginary ARM
mov r20, 0x123456789abcdef0


- Implementation may detect a sequence of instructions as a pattern
- And logically combine them
- Multiple instructions resulting in fewer operations
- ISA restrictions may have impact to performance

### Register renaming




- ABI registers implement a SW contract
- They do not correspond to the actual execution
- Conversion of control flow to a variant of data flow
- Really complex
- Some operations end here
- Can a smart compiler help here?
- WLIV history

## Scheduling




- Not all operations are equal
- Not all combinations of operations are equal

### Execution




- Multiple specialized functional units
- Performs the actual (eventually) externally visible work
- Cycles
- Latency vs throughput

#### Retirement




- All operations until now are speculative
- Except some inevitable externally observable events
- Can be made invisible but at huge cost

#### Retirement




- All operations until now are speculative
- Except some inevitable externally observable events
- Can be made invisible but at huge cost


#### Retirement




### What is out of order?



### What is speculative?





```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```

```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
  mov eax, edi
  shr eax, 1
  sub eax, esi

L_15:
  ret
  nop 10
```

```
uint32_t res = fn1(x, y, 42);
```

48 83 FA 1B 75 09 89 F8 C1 E0 04 01 F0 EB 06 89 F8 D1 E8 29 F0 C3 66 66 0F 1F 84 00 00 00 00 00

```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```

```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
  mov eax, edi
shr eax, 1
sub eax, esi

L_15:
  ret
nop 10
```

```
uint32_t res = fn1(x, y, 42);
```

48 83 FA 1B 75 09 89 F8 C1 E0 04 01 F0 EB 06 89 F8 D1 E8 29 F0 C3 66 66 0F 1F 84 00 00 00 00

```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```


```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
  mov eax, edi
shr eax, 1
sub eax, esi

L_15:
  ret
nop 10
```

```
uint32_t res = fn1(x, y, 42);
```



```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```


```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
  mov eax, edi
shr eax, 1
sub eax, esi

L_15:
  ret
nop 10
```

```
uint32_t res = fn1(x, y, 42);
```



```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```

```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
  mov eax, edi
shr eax, 1
sub eax, esi

L_15:
  ret
nop 10
```

```
uint32_t res = fn1(x, y, 42);
```

```
48 83 FA 1B 75 09 89 F8 C1 E0 04 01 F0 EB 06 89 F8 D1 E8 29 F0 C3 66 66 0F 1F 84 00 00 00 00 00
```

```
cmp rdx, 27
jne +0x9
mov eax, edi
shl eax, 4
```

```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```

```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
mov eax, edi
shr eax, 1
sub eax, esi
L_15:
ret
nop 10
```

```
uint32_t res = fn1(x, y, 42);
48 83 FA 1B 75 09 89 F8 C1 E0 04 01 F0 EB 06 89
F8 D1 E8 29 F0 C3 66 66 0F 1F 84 00 00 00 00 00
```

```
cmp rdx, 27
jne +0x9
mov eax, edi
shl eax, 4
No history entry,
forward direction =>
not taken
```

```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```


```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
  mov eax, edi
  shr eax, 1
  sub eax, esi

L_15:
  ret
  nop 10
```

```
uint32_t res = fn1(x, y, 42);
```



```
cmp rdx, 27
jne +0x9
mov eax, edi
shl eax, 4

add eax, esi
jmp +0x6
mov eax, edi
```

shr eax, 1



```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```

```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
  mov eax, edi
shr eax, 1
sub eax, esi

L_15:
  ret
nop 10
```

```
uint32_t res = fn1(x, y, 42);
```

```
48 83 FA 1B 75 09 89 F8 C1 E0 04 01 F0 EB 06 89 F8 D1 E8 29 F0 C3 66 66 0F 1F 84 00 00 00 00
```

```
cmp rdx, 27
jne +0x9
mov eax, edi
shl eax, 4

add eax, esi
jmp +0x6
mov eax, edi
shr eax, 1
```

```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```

```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
  mov eax, edi
  shr eax, 1
  sub eax, esi

L_15:
  ret
  nop 10
```

```
uint32_t res = fn1(x, y, 42);

48 83 FA 1B 75 09 89 F8 C1 E0 04 01 F0 EB 06 89
F8 D1 E8 29 F0 C3 66 66 0F 1F 84 00 00 00 00 00
```

```
cmp rdx, 27
jne 0x0f
mov eax, edi
shl eax, 4

add eax, esi
jmp 0x15
mov eax, edi
shr eax, 1

Unconditional branch
=> flush subsequent
decoded instructions
```

```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```

```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
mov eax, edi
shr eax, 1
sub eax, esi
L_15:
ret
nop 10
```

```
uint32 t res = fn1(x, y, 42);
     48 83 FA 1B 75 09 89 F8 C1 E0 04 01 F0 EB 06 89
     F8 D1 E8 29 F0 C3 66 66 0F 1F 84 00 00 00 00 00
         cmp rdx, 27
                                        Unaligned fetch
         jne 0x0f
         mov eax, edi
         shl eax, 4
         add eax, esi
         jmp 0x15
         mov eax, edi
         shr eax, 1
         ret
         nop 10
          . . .
```

```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
    if (cond == 27)
        return (x << 4) + y;
    else
    return (x >> 1) - y;
}
```

```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
mov eax, edi
shr eax, 1
sub eax, esi

L_15:
ret
nop 10
```

```
uint32_t res = fn1(x, y, 42);

48 83 FA 1B 75 09 89 F8 C1 E0 04 01 F0 EB 06 89
F8 D1 E8 29 F0 C3 66 66 0F 1F 84 00 00 00 00 00
```

```
cmp rdx, 27
jne 0x0f
mov eax, edi
shl eax, 4
                                 cmp rdx, 27
add eax, esi
                                 jne 0x0f
jmp 0x15
                                 mov eax, edi
mov eax, edi
                                 shl eax, 4
shr eax, 1
                                 add eax, esi
                                 ret
ret
                                 . . .
nop 10
. . .
```

Flush, update branch history, refetch

# Example – branching, 2<sup>nd</sup> attempt

```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```

```
uint32_t res = fn1(x, y, 27);

48 83 FA 1B 75 09 89 F8 C1 E0 04 01 F0 EB 06 89
F8 D1 E8 29 F0 C3 66 66 0F 1F 84 00 00 00 00
```

```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
mov eax, edi
shr eax, 1
sub eax, esi
L_15:
ret
nop 10
```

```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```

```
uint32_t res = fn1(x, y, 27);
```

```
48 83 FA 1B 75 09 89 F8 C1 E0 04 01 F0 EB 06 89
F8 D1 E8 29 F0 C3 66 66 0F 1F 84 00 00 00 00
```

```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
mov eax, edi
shr eax, 1
sub eax, esi
L_15:
ret
nop 10
```

```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```

```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
mov eax, edi
shr eax, 1
sub eax, esi
L_15:
ret
nop 10
```

```
uint32_t res = fn1(x, y, 27);
```

```
48 83 FA 1B 75 09 89 F8 C1 E0 04 01 F0 EB 06 89 F8 D1 E8 29 F0 C3 66 66 0F 1F 84 00 00 00 00
```

```
cmp rdx, 27
jne L_0F
mov eax, edi
shl eax, 4
```

```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```

```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
  mov eax, edi
  shr eax, 1
  sub eax, esi

L_15:
  ret
  nop 10
```

```
uint32_t res = fn1(x, y, 27);
```

```
48 83 FA 1B 75 09 89 F8 C1 E0 04 01 F0 EB 06 89 F8 D1 E8 29 F0 C3 66 66 0F 1F 84 00 00 00 00
```

```
cmp rdx, 27
jne L_0F
mov eax, edi
shl eax, 4
```

Branch history is present from last run => taken

```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```

```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
  mov eax, edi
  shr eax, 1
  sub eax, esi

L_15:
  ret
  nop 10
```

```
uint32_t res = fn1(x, y, 27);

48 83 FA 1B 75 09 89 F8 C1 E0 04 01 F0 EB 06 89
F8 D1 E8 29 F0 C3 66 66 0F 1F 84 00 00 00 00

cmp rdx, 27
jne L_0F
mov eax, edi
shl eax, 4
Start fetching from
branch target
```

```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```

```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
mov eax, edi
shr eax, 1
sub eax, esi
L_15:
ret
nop 10
```

```
uint32_t res = fn1(x, y, 27);
```

```
48 83 FA 1B 75 09 89 F8 C1 E0 04 01 F0 EB 06 89 F8 D1 E8 29 F0 C3 66 66 0F 1F 84 00 00 00 00
```

```
cmp rdx, 27
jne L_0F
mov eax, edi
shl eax, 4

mov eax, edi
shr eax, 1
sub eax, esi
ret
```

```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```

```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
mov eax, edi
shr eax, 1
sub eax, esi
L_15:
ret
nop 10
```

```
uint32_t res = fn1(x, y, 27);
```

```
48 83 FA 1B 75 09 89 F8 C1 E0 04 01 F0 EB 06 89 F8 D1 E8 29 F0 C3 66 66 0F 1F 84 00 00 00 00 00
```

```
cmp rdx, 27
jne L_0F
mov eax, edi
shl eax, 4

mov eax, edi
shr eax, 1
sub eax, esi
ret
```

```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```

```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
  mov eax, edi
shr eax, 1
sub eax, esi

L_15:
  ret
nop 10
```

```
uint32 t res = fn1(x, y, 27);
     48 83 FA 1B 75 09 89 F8 C1 E0 04 01 F0 EB 06 89
     F8 D1 E8 29 F0 C3 66 66 0F 1F 84 00 00 00 00
cmp rdx, 27
jne L OF 🤨
mov eax, edi
shl eax, 4
                                  Flush, update
mov eax, edi
                                  branch history,
shr eax, 1
                                  and restart
sub eax, esi
 ret
```

#### Example – branching, two-way

```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```


```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
  mov eax, edi
  shr eax, 1
  sub eax, esi

L_15:
  ret
  nop 10
```

```
uint32_t res = fn1(x, y, 27);
```



```
cmp rdx, 27
jne L_0F
mov eax, edi
shl eax, 4
```

#### Example – branching, two-way

```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```


```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
  mov eax, edi
  shr eax, 1
  sub eax, esi

L_15:
  ret
  nop 10
```

```
uint32_t res = fn1(x, y, 27);
```



```
cmp rdx, 27
jne L_0F
mov eax, edi
shl eax, 4
```

## Example – branching, two-way

```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```


```
cmp rdx, 27
jne L_0F

mov eax, edi
shl eax, 4
add eax, esi
jmp L_15

L_0F:
  mov eax, edi
  shr eax, 1
  sub eax, esi

L_15:
  ret
  nop 10
```

```
uint32_t res = fn1(x, y, 27);
```



```
cmp rdx, 27
jne L_0F
mov eax, edi
shl eax, 4
```

mov eax, edi shr eax, 1 sub eax, esi ret


#### Example – branching, factual

```
uint32_t fn(uint32_t x, uint32_t y, size_t cond) {
   if (cond == 27)
      return (x << 4) + y;
   else
      return (x >> 1) - y;
}
```

```
uint32_t res = fn1(x, y, 0);
```


```
89 f8 c1 e0 04 01 f0 d1 ef 29 f7 48 83 fa 1b 0f 45 c7 c3 66 66 66 66 2e 0f 1f 84 00 00 00 00
```

```
mov eax, edi
shl eax, 4
add eax, esi
shr edi, 1
sub edi, esi
cmp rdx, 27
cmovne eax, edi
ret
nop 13
```



#### Example - memcpy

- Problem space
- Performance requirements
- Scalar, various vectors, specialty instructions, on-core and offcore accelerators
- Data layout: both software and hardware characteristics



- Alignment: source and destination
- Size
- Direction
- Linearity

#### Example – memcpy: scalar naive

```
void *memcpy_scalar(char *dst, const char *src, size_t n) {
    if(n) {
        while (n--) {
            *dst++ = *src++;
        }
    }
    return dst;
}
```

Scalar base ISA only, no vectorization

```
000000000001270 < Z13memcpy scalarPcPKcm>:
    1270:
                 48 89 f8
                                                 rax, rdi
    1273:
                48 85 d2
                                                 rdx, rdx
                                          test
    1276:
                74 1b
                                                 1293 < Z13memcpy scalarPcPKcm+0x23>
    1278:
                31 c9
                                         xor
                                                 ecx,ecx
                                                 WORD PTR [rax+rax*1+0x0]
    127a:
                 66 Of 1f 44 00 00
                                         nop
    1280:
                0f b6 3c 0e
                                                edi, BYTE PTR [rsi+rcx*1]
    1284:
                40 88 3c 08
                                                 BYTE PTR [rax+rcx*1], dil
                                         mov
    1288:
                48 ff c1
                                          inc
                                                 rcx
    128b:
                48 39 ca
                                                 rdx, rcx
    128e:
                75 f0
                                                 1280 < Z13memcpy scalarPcPKcm+0x10>
    1290:
                48 01 c8
                                          add
                                                 rax, rcx
    1293:
                                          ret
                                         data16 data16 nop WORD PTR cs:[rax+rax*1+0x0]
    1294:
                 66 66 66 2e 0f 1f 84
    129b:
                00 00 00 00 00
```

Memory operations noticeably suboptimal Caching system will step in, with some impact

# Example – memcpy: scalar++

```
void *memcpy_scalar(char *dst, const char *src, size_t n) {
    if(n) {
        while (n--) {
            *dst++ = *src++;
        }
    }
    return dst;
}
```

Autovectorized, loops not unrolled

```
000000000001280 < Z13memcpy scalarPcPKcm>:
                48 85 d2
   1280:
                                                rdx, rdx
   1283:
                74 26
                                                12ab < Z13memcpy scalarPcPKcm+0x2b>
   1285:
                48 83 fa 20
                                                rdx,0x20
   1289:
                0f 92 c0
                                                al
                                         setb
   128c:
                48 89 f9
                                                rcx, rdi
   128f:
                48 29 f1
                                                rcx, rsi
   1292:
                48 81 f9 80 00 00 00
                                                rcx,0x80
                0f 92 c1
   1299:
                                         setb
                                                cl
   129c:
                08 c1
                                                cl,al
                                                12af < Z13memcpy scalarPcPKcm+0x2f>
   129e:
                74 Of
   12a0:
                48 89 d1
                                         mov
                                                rcx, rdx
   12a3:
                49 89 f0
                                                r8, rsi
   12a6:
                48 89 f8
                                                rax, rdi
   12a9:
                eb 3f
                                                12ea < Z13memcpy scalarPcPKcm+0x6a>
                                         qmj
   12ab:
                48 89 f8
                                                rax, rdi
                                         mov
   12ae:
                с3
   12af:
                49 89 d1
                                                r9,rdx
                                         mov
                                                r9,0xffffffffffffe0
   12b2:
                49 83 e1 e0
   12b6:
                89 d1
                                                ecx,edx
   12b8:
                83 e1 1f
                                                ecx,0x1f
   12bb:
                4e 8d 04 0e
                                                r8, [rsi+r9*1]
   12bf:
                4a 8d 04 0f
                                                rax, [rdi+r9*1]
   12c3:
                45 31 d2
                                                r10d, r10d
   12c6:
                66 2e 0f 1f 84 00 00
                                                WORD PTR cs:[rax+rax*1+0x0]
   12cd:
                00 00 00
                c4 a1 7c 10 04 16
                                         vmovups ymm0,YMMWORD PTR [rsi+r10*1]
   12d0:
                                         vmovups YMMWORD PTR [rdi+r10*1], ymm0
   12d6:
                c4 a1 7c 11 04 17
                49 83 c2 20
   12dc:
                                                r10,0x20
                4d 39 d1
   12e0:
                                                r9,r10
   12e3:
                75 eb
                                                12d0 < Z13memcpy scalarPcPKcm+0x50>
                                         ine
   12e5:
                49 39 d1
                                                r9,rdx
   12e8:
                74 1a
                                                1304 < Z13memcpy scalarPcPKcm+0x84>
   12ea:
                31 d2
                                         xor
                                                edx,edx
   12ec:
                Of 1f 40 00
                                                DWORD PTR [rax+0x0]
   12f0:
                                         movzx esi,BYTE PTR [r8+rdx*1]
                41 Of b6 34 10
                                                BYTE PTR [rax+rdx*1], sil
   12f5:
                40 88 34 10
   12f9:
                48 ff c2
                                         inc
                                                rdx
   12fc:
                48 39 d1
                                                rcx, rdx
   12ff:
                75 ef
                                                12f0 < Z13memcpy scalarPcPKcm+0x70>
                                         jne
   1301:
                48 01 d0
                                         add
                                                rax, rdx
   1304:
                c5 f8 77
                                         vzeroupper
   1307:
                с3
                                         ret
   1308:
                Of 1f 84 00 00 00 00
                                                DWORD PTR [rax+rax*1+0x0]
                                         nop
   130f:
                0.0
```

```
void *memcpy ch(void * restrict dst , const void * restrict src , size t size) {
   char * restrict dst = reinterpret cast<char * restrict>(dst );
    const char * restrict src = reinterpret cast<const char * restrict>(src );
   void * ret = dst;
tail:
    if (size <= 16)
       if (size >= 8)
           __builtin_memcpy(dst + size - 8, src + size - 8, 8);
           __builtin_memcpy(dst, src, 8);
        else if (size >= 4)
            builtin memcpy(dst + size - 4, src + size - 4, 4);
           __builtin_memcpy(dst, src, 4);
        else if (size >= 2)
           __builtin_memcpy(dst + size - 2, src + size - 2, 2);
           builtin memcpy(dst, src, 2);
       else if (size >= 1)
           *dst = *src;
    else
       if (size <= 128)
            mm storeu si128(reinterpret cast< m128i *>(dst + size - 16), mm loadu si128(reinterpret cast<const m128i *>(src + size - 16)));
```

Factual Clickhouse implementation as an example

```
void *memcpy ch(void * restrict dst , const void * restrict src , size t size) {
  char * restrict dst = reinterpret cast<char * restrict>(dst );
  const shor * restrict are - reinterpret coat/const shor * restrict\/ar
    while (size > 16)
           mm storeu si128(reinterpret cast< m128i *>(dst), mm loadu si128(reinterpret cast<const m128i *>(src)));
           dst += 16;
tail:
           src += 16;
           size -= 16;
       else
         size t padding = (16 - (reinterpret cast<size t>(dst) & 15)) & 15;
         if (padding > 0)
           mm storeu si128(reinterpret cast< m128i*>(dst), head);
           dst += padding;
           src += padding;
           size -= padding;
         m128i c0, c1, c2, c3, c4, c5, c6, c7;
         while (size >= 128)
           src += 128;
```

Factual Clickhouse implementation as an example

```
void *memcpy ch(void * restrict dst , const void * restrict src , size t size) {
  char * restrict dst = reinterpret cast<char * restrict>(dst );
  const shor * restrict are - reinterpret coat/const shor * restrict\/ar
     while (size > 16)
              mm storeu si128(reinterpret cast< m128i *>(dst), mm loadu si128(reinterpret cast<const m128i *>(src)));
tail:
                            mm store si128((reinterpret cast< m128i*>(dst) + 0), c0);
                     mm store si128((reinterpret cast< m128i*>(dst) + 1), c1);
                     mm store si128((reinterpret cast< m128i*>(dst) + 2), c2);
                     mm store si128((reinterpret cast< m128i*>(dst) + 3), c3);
                     mm store si128((reinterpret cast< m128i*>(dst) + 4), c4);
                     mm store si128((reinterpret cast< m128i*>(dst) + 5), c5);
                     mm store si128((reinterpret cast< m128i*>(dst) + 6), c6);
                     mm store si128((reinterpret cast< m128i*>(dst) + 7), c7);
                     dst. += 128;
                     size -= 128;
                  goto tail;
             return ret;
              Factual Clickhouse
              implementation as an
              example
              src += 128;
```

```
000000000001310 <_Z9memcpy_chPvPKvm>:
1310: 53
                                               push
                                                       rbx
    1311:
                   48 89 f8
                                                       rax,rdi
                                               mov
    1314:
                   48 83 fa 11
                                                       rdx,0x11
                                               cmp
                                                       1346 < Z9memcpv chPvPKvm+0x36>
    1318:
    131a:
                   48 83 fa 08
                                                       rdx,0x8
                                                       13ba <_Z9memcpy_chPvPKvm+0xaa>
rcx,QWORD PTR [rsi+rdx*1-0x8]
QWORD PTR [rdi+rdx*1-0x8],rcx
                  Of 82 96 00 00 00
    131e:
                                               ib'
                  48 8b 4c 16 f8
48 89 4c 17 f8
    1324:
    1329:
    132e:
                   48 8b 0e
                                                       rcx,QWORD PTR [rsi]
                                               mov
                   48 89 Of
                                                       OWORD PTR [rdi].rcx
    1331:
    1334:
                                                       rbx
    1335:
                   c5 f8 77
                                               vzeroupper
    1338:
                                               ret
    1339:
                   0f 1f 80 00 00 00 00
                                                       DWORD PTR [rax+0x0]
    1340:
                   48 83 fa 10
                                                       rdx,0x10
                                               cmp
                                                       131a <_Z9memcpy_chPvPKvm+0xa>
    1344:
    1346:
                   48 81 fa 80 00 00 00
                                                       rdx,0x80
                                                       13d1 <_Z9memcpy_chPvPKvm+0xc1>
    134d:
                  Of 86 7e 00 00 00
                                               jbe
    1353:
                                               mov
                                                       ecx,edi
    1355:
                  f7 d9
    1357:
                   83 e1 Of
                                                       ecx.0xf
    135a:
                  74 24
c5 f8 10 06
                                                       1380 <_Z9memcpy_chPvPKvm+0x70>
                                               vmovups xmm0,XMMWORD PTR [rsi]
    135c:
                   c5 f8 11 07
                                               vmovups XMMWORD PTR [rdi],xmm0
    1360:
    1364:
                   48 01 cf
                                               add
                                                       rdi,rcx
    1367:
                   48 01 ce
                                               add
                                                       rsi,rcx
                   48 29 ca
    136a:
                                               sub
                                                       rdx,rcx
                   48 81 fa 80 00 00 00
    136d:
                                                       rdx,0x80
    1374:
                                                       1340 <_Z9memcpy_chPvPKvm+0x30>
    1376:
                   66 2e 0f 1f 84 00 00
                                                       WORD PTR cs:[rax+rax*1+0x0]
    137d:
    1380:
                   c5 fc 10 06
                                               vmovups ymm0, YMMWORD PTR [rsi]
                                               vmovups ymm1, YMMWORD PTR [rsi+0x20]
    1384:
                   c5 fc 10 4e 20
    1389:
                   c5 fc 10 56 40
                                               vmovups ymm2, YMMWORD PTR [rsi+0x40]
                                               vmovups ymm3, YMMWORD PTR [rsi+0x60]
    138e:
                   c5 fc 10 5e 60
                  c5 fc 11 07
c5 fc 11 4f 20
c5 fc 11 57 40
                                              vmovups YMMWORD PTR [rdi],ymm0
vmovups YMMWORD PTR [rdi+0x20],ymm1
vmovups YMMWORD PTR [rdi+0x40],ymm2
sub rsi,0xffffffffffffff80
    1393:
    1397:
    139c:
    13a1:
                   48 83 ee 80
                   c5 fc 11 5f 60
    13a5:
                                               vmovups YMMWORD PTR [rdi+0x60],ymm3
                                                       rdi,0xffffffffffff80
                   48 83 ef 80
    13aa:
    13ae:
                  48 83 c2 80
48 83 fa 7f
                                               add
                                                       rdx,0xffffffffffff80
    13b2:
                                               cmp
                                                       rdx,0x7f
    13b6:
                  77 c8
                                                        1380 < Z9memcpy_chPvPKvm+0x70>
                   eb 86
    13b8:
                                               jmp
                                                       1340 < Z9memcpy_chPvPKvm+0x30>
                   48 83 fa 04
    13ba:
                                               cmp
                                                       13f9 <_Z9memcpy_chPvPKvm+0xe9> ecx,DWORD PTR [rsi+rdx*1-0x4]
    13be:
                  72 39
    13c0:
                   8b 4c 16 fc
                                               mov
    13c4:
                   89 4c 17 fc
                                                       DWORD PTR [rdi+rdx*1-0x4],ecx ecx,DWORD PTR [rsi]
                                               mov
    13c8:
                   8b 0e
                                                       DWORD PTR [rdi],ecx
    13ca:
                   89 Of
                                               mov
    13cc:
                   5b
                                               pop
                   c5 f8 77
    13cd:
                                               vzeroupper
    13d0:
    13d1:
                   c5 f8 10 44 16 f0
                                               vmovups xmm0,XMMWORD PTR [rsi+rdx*1-0x10]
                                               vmovups XMMWORD PTR [rdi+rdx*1-0x10],xmm0 add rdx,0xffffffffffffff
    13d7:
                   c5 f8 11 44 17 f0
    13dd:
                   48 83 c2 ef
    13e1:
                   48 83 e2 f0
                                                       rdx,0xffffffffffffff
                                               and
                   48 83 c2 10
                                               add
    13e5:
                                                       rdx,0x10
    13e9:
                   48 89 c3
                                                       rbx,rax
    13ec:
                  c5 f8 77
                                               vzeroupper
```

```
13cd:
             c5 f8 77
                                       vzeroupper
            c3
c5 f8 10 44 16 f0
c5 f8 11 44 17 f0
48 83 c2 ef
13d0:
                                       ret
                                       13d1:
13d7:
13dd:
             48 83 e2 f0
13e1:
                                              rdx,0xffffffffffffff
                                       and
             48 83 c2 10
                                              rdx,0x10
13e5:
                                       add
             48 89 c3
13e9:
                                              rbx, rax
                                       mov
             c5 f8 77
13ec:
                                       vzeroupper
13ef:
             e8 3c fc ff ff
                                              1030 <memcpv@plt>
                                       call
13f4:
             48 89 d8
                                               rax,rbx
                                       mov
13f7:
             5b
                                       pop
                                               rbx
13f8:
             c3
                                       ret
            48 83 fa 02
13f9:
                                       cmp
                                               rdx,0x2
            72 15
0f b7 4c 16 fe
66 89 4c 17 fe
                                              1414 <_Z9memcpy_chPvPKvm+0x104> ecx,WORD PTR [rsi+rdx*1-0x2]
13fd:
                                       jb'
13ff:
                                               WORD PTR [rdi+rdx*1-0x2].cx
1404:
1409:
             0f b7 0e
                                              ecx.WORD PTR [rsi]
140c:
             66 89 Of
                                              WORD PTR [rdi].cx
140f:
             5b
             c5 f8 77
1410:
                                       vzeroupper
1413:
                                       ret
1414:
             48 85 d2
                                       test
1417:
             74 05
                                               141e <_Z9memcpy_chPvPKvm+0x10e>
                                       ie
                                              ecx,BYTE PTR [rsi]
1419:
             0f b6 0e
                                       movzx
                                              BYTE PTR [rdi],cl
141c:
             88 Of
141e:
             5b
                                       pop
            c5 f8 77
141f:
                                       vzeroupper
1422:
             66 66 66 66 2e Of 1f
                                       data16 data16 data16 nop WORD PTR cs:[rax+rax*1+0x0]
1423:
142a:
             84 00 00 00 00 00
```

Re-autovectorized, loops unrolled Still predominantly unaligned

Factual Clickhouse implementation as an example

#### Example – memcpy: ERMS

Let the HW do the right thing

- Microcoded subroutine
- Aware of platform specifics
- Has insight into internal machine state

#### Example – memcpy: ERMS

Let the HW do the right thing

- Microcoded subroutine
- Aware of platform specifics
- Has insight into internal machine state

Will this universally be the best option?
Only representative performance testing will show

```
uint32 t hash fnv1a(const char* key, const size t len) {
   uint32 t hash = 0x811c9dc5;
    for(size t i = 0; i < len; ++i) {
       hash = hash ^ key[i];
       hash *= 0x1000193;;
    return hash;
 b8 c5 9d 1c 81
                     mov eax, 0x811c9dc5
 48 85 f6
                        test rsi, rsi
 74 1a
                        je L11c4
 31 c9
                        xor ecx, ecx
Of 1f 40 00
                        nop 4
                   L11b0:
Of b6 14 Of
                        movzx edx, BYTE PTR [rdi+rcx*1]
 31 c2
                        xor edx, eax
 69 c2 93 01 00 01
                      imul eax, edx, 0x1000193
 48 ff c1
                       inc rcx
 48 39 ce
                        cmp rsi, rcx
 75 ec
                        jne L11b0
                   L11c4:
                         ret
 66 66 2e Of 1f 84 00
                      nop 11
00 00 00 00
```

```
uint32 t hash fnv1a(const char* key, const size t len) {
    uint32 t hash = 0x811c9dc5;
    for(size t i = 0; i < len; ++i) {
       hash = hash ^ key[i];
       hash *= 0x1000193;;
    return hash;
 b8 c5 9d 1c 81
                         mov eax, 0x811c9dc5
 48 85 f6
                         test rsi, rsi
 74 1a
                         je L11c4
 31 c9
                         xor ecx, ecx
 Of 1f 40 00
                         nop 4
                    L11b0:
 Of b6 14 Of
                         movzx edx, BYTE PTR [rdi+rcx*1]
 31 c2
                         xor edx, eax
 69 c2 93 01 00 01
                         imul eax, edx, 0x1000193
 48 ff c1
                         inc rcx
 48 39 ce
                         cmp rsi, rcx
                                                           Candidate for fusion
 75 ec
                         jne L11b0
                    L11c4:
                         ret
 66 66 2e 0f 1f 84 00
                         nop 11
 00 00 00 00
```

```
uint32 t hash fnv1a(const char* key, const size t len) {
    uint32 t hash = 0x811c9dc5;
    for(size t i = 0; i < len; ++i) {
        hash = hash ^ key[i];
        hash *= 0x1000193;;
    return hash;
 b8 c5 9d 1c 81
                         mov eax, 0x811c9dc5
 48 85 f6
                         test rsi, rsi
 74 1a
                         je L11c4
 31 c9
                         xor ecx, ecx
 Of 1f 40 00
                         nop 4
                    L11b0:
 Of b6 14 Of
                         movzx edx, BYTE PTR [rd1+rcx*1]
 31 c2
                         xor edx, eax
                         imul eax, edx, 0x1/000193
 69 c2 93 01 00 01
 48 ff c1
                         inc rcx
 48 39 ce
                         cmp rsi, rcx
 75 ec
                          jne L11b0
                    L11c4:
                         ret
 66 66 2e 0f 1f 84 00
                         nop 11
 00 00 00 00
```

```
mov eax, 0x811c9dc5
test rsi, rsi
je L11c4
movzx edx, BYTE PTR [rdi+rcx*1]
xor edx, eax
imul eax, edx, 0x1000193
inc rcx
cmpjne rsi, rcx, L11b0
movzx edx, BYTE PTR [rdi+rcx*1]
xor edx, eax
imul eax, edx, 0x1000193
inc rcx
cmpjne rsi, rcx, L11b0
movzx edx, BYTE PTR [rdi+rcx*1]
xor edx, eax
imul eax, edx, 0x1000193
inc rcx
cmpjne rsi, rcx, L11b0
movzx edx, BYTE PTR [rdi+rcx*1]
xor edx, eax
imul eax, edx, 0x1000193
inc rcx
cmpjne rsi, rcx, L11b0
movzx edx, BYTE PTR [rdi+rcx*1]
xor edx, eax
imul eax, edx, 0x1000193
inc rcx
cmpjne rsi, rcx, L11b0
ret
```

Several iterations run ahead speculatively

```
uint32 t hash fnv1a(const char* key, const size t len) {
    uint32 t hash = 0x811c9dc5;
    for(size t i = 0; i < len; ++i) {
        hash = hash ^ key[i];
        hash *= 0x1000193;;
    return hash;
 b8 c5 9d 1c 81
                         mov eax, 0x811c9dc5
 48 85 f6
                         test rsi, rsi
 74 1a
                         je L11c4
 31 c9
                         xor ecx, ecx
 Of 1f 40 00
                         nop 4
                    L11b0:
 Of b6 14 Of
                         movzx edx, BYTE PTR [rd1+rcx*1]
 31 c2
                         xor edx, eax
                         imul eax, edx, 0x1/000193
 69 c2 93 01 00 01
 48 ff c1
                         inc rcx
 48 39 ce
                         cmp rsi, rcx
 75 ec
                          jne L11b0
                    L11c4:
                         ret
 66 66 2e Of 1f 84 00
                         nop 11
 00 00 00 00
```

```
mov eax, 0x811c9dc5
test rsi, rsi
je L11c4
movzx r100b, BYTE PTR [rdi+rcx*1]
xor r100d, eax
imul eax, r100d, 0x1000193
inc rcx
cmpjne rsi, rcx, L11b0
movzx r101b, BYTE PTR [rdi+rcx*1]
xor r101d, eax
imul eax, r101d, 0x1000193
inc rcx
cmpjne rsi, rcx, L11b0
movzx r102b, BYTE PTR [rdi+rcx*1]
xor r102d, eax
imul eax, r102d, 0x1000193
inc rcx
cmpjne rsi, rcx, L11b0
movzx edx, BYTE PTR [rdi+rcx*1]
xor edx, eax
imul eax, edx, 0x1000193
inc rcx
cmpjne rsi, rcx, L11b0
movzx edx, BYTE PTR [rdi+rcx*1]
xor edx, eax
imul eax, edx, 0x1000193
inc rcx
cmpjne rsi, rcx, L11b0
ret
```

Several iterations run ahead speculatively

And out of program order

```
uint32 t hash fnv1a(const char* key, const size t len) {
    uint32 t hash = 0x811c9dc5;
    for(size t i = 0; i < len; ++i) {
        hash = hash ^ key[i];
        hash *= 0x1000193;;
    return hash;
 b8 c5 9d 1c 81
                        mov eax, 0x811c9dc5
 48 85 f6
                         test rsi, rsi
 74 1a
                         je L11c4
 31 c9
                         xor ecx, ecx
 Of 1f 40 00
                         nop 4
                    L11b0:
 Of b6 14 Of
                         movzx edx, BYTE PTR [rdi+rcx*1]
 31 c2
                         xor edx, eax
 69 c2 93 01 00 01
                       imul eax, edx, 0x1000193
 48 ff c1
                         inc rcx
 48 39 ce
                         cmp rsi, rcx
 75 ec
                         jne L11b0
                    L11c4:
                         ret
 66 66 2e 0f 1f 84 00
                         nop 11
 00 00 00 00
```

```
mov eax, 0x811c9dc5
test rsi, rsi
je L11c4
movzx r100b, BYTE PTR [rdi+rcx 100*1]
inc rcx 100
movzx r101b, BYTE PTR [rdi+rcx 101*1] ← Possible OOB!
inc rcx 101
movzx r102b, BYTE PTR [rdi+rcx_102*1] ← Possible OOB!
inc rcx 102
xor r100d, eax
imul eax, r100d, 0x1000193
cmpjne rsi, rcx 100, L11b0
xor r101d, eax
imul eax, r101d, 0x1000193
cmpjne rsi, rcx 101, L11b0
xor r102d, eax
imul eax, r102d, 0x1000193
cmpjne rsi, rcx 102, L11b0
movzx edx, BYTE PTR [rdi+rcx*1] Possible OOB!
xor edx, eax
imul eax, edx, 0x1000193
inc rcx
cmpjne rsi, rcx, L11b0
movzx edx, BYTE PTR [rdi+rcx*1] ← Possible OOB!
xor edx, eax
imul eax, edx, 0x1000193
inc rcx
cmpjne rsi, rcx, L11b0
ret
```

```
struct kv {
    uint32_t key1;
    uint16_t key2;
    uint64_t key3;
    void *value;
} kv;

uint32_t hash_ext(struct kv *kv) {
    uint32_t fnvla_hash {};

    fnvla_hash += hash_fnvla_ext((const char *)&kv->key1, sizeof(kv->key1));
    fnvla_hash += hash_fnvla_ext((const char *)&kv->key2, sizeof(kv->key2));
    fnvla_hash += hash_fnvla_ext((const char *)&kv->key3, sizeof(kv->key3));
    return fnvla_hash;
}
```

Hash function implementation in a separate translation unit.

```
0000000000012a0 < Z4hash extP2kv>:
    12a0:
                                          push
                                                 rbp
    12a1:
                41 56
                                          push
                                                 r14
    12a3:
                                          push
                                                 rbx
    12a4:
                48 89 fb
                                                 rbx, rdi
                                                 esi,0x4
    12a7:
                be 04 00 00 00
    12ac:
                                                 1130 < Z14hash fnv1a extPKcm>
                e8 7f fe ff ff
    12b1:
                89 c5
                                                 ebp, eax
    12b3:
                48 8d 7b 04
                                                 rdi, [rbx+0x4]
    12b7:
                be 02 00 00 00
                                         mov
                                                 esi,0x2
    12bc:
                e8 6f fe ff ff
                                          call
                                                 1130 < Z14hash fnv1a extPKcm>
    12c1:
                41 89 c6
                                                 r14d, eax
    12c4:
                41 01 ee
                                          add
                                                 r14d, ebp
    12c7:
                48 83 c3 08
                                                 rbx,0x8
    12cb:
                be 08 00 00 00
                                                 esi,0x8
                48 89 df
    12d0:
                                                 rdi, rbx
                                         mov
                                         call
    12d3:
                e8 58 fe ff ff
                                                1130 < Z14hash fnv1a extPKcm>
                                                 eax, r14d
    12d8:
                44 01 f0
                                          add
    12db:
                5b
                                                 rbx
                                          pop
    12dc:
                41 5e
                                                 r14
                                          pop
    12de:
                5d
                                                 rbp
    12df:
                c3
                                          ret
0000000000000000 < Z14hash fnv1a extPKcm>:
        b8 c5 9d 1c 81
                                         eax, 0x811c9dc5
        48 85 f6
                                 test
                                        rsi, rsi
                                        24 < Z14hash fnv1a extPKcm+0x24>
        74 1a
                                 jе
        31 c9
                                        ecx,ecx
        Of 1f 40 00
                                        DWORD PTR [rax+0x0]
                                 nop
        Of be 14 Of
                                 movsx edx,BYTE PTR [rdi+rcx*1]
 14:
        31 c2
                                         edx, eax
                                 xor
        69 c2 93 01 00 01
                                        eax, edx, 0x1000193
                                 imul
        48 ff c1
                                 inc
                                         rcx
        48 39 ce
                                         rsi, rcx
                                 cmp
```

jne

ret

22:

24:

75 ec

с3

10 < Z14hash fnv1a extPKcm+0x10>

```
struct kv {
    uint32_t key1;
    uint16_t key2;
    uint64_t key3;
    void *value;
} kv;

uint32_t hash_int(struct kv *kv) {
    uint32_t fnvla_hash {};

    fnvla_hash += hash_fnvla_int((const char *)&kv->key1, sizeof(kv->key1));
    fnvla_hash += hash_fnvla_int((const char *)&kv->key2, sizeof(kv->key2));
    fnvla_hash += hash_fnvla_int((const char *)&kv->key3, sizeof(kv->key3));
    return fnvla_hash;
}
```

Hash function implementation in the same translation unit.

```
0000000000012a0 < Z4hash intP2kv>:
                b9 c5 9d 1c 81
    12a0:
                                                 ecx, 0x811c9dc5
    12a5:
                31 c0
                                          xor
                                                 eax, eax
    12a7:
                66 Of 1f 84 00 00 00
                                                 WORD PTR [rax+rax*1+0x0]
                                          nop
    12ae:
                00 00
    12b0:
                Of b6 14 07
                                                edx, BYTE PTR [rdi+rax*1]
    12b4:
                31 ca
                                                 edx,ecx
                                          xor
   12b6:
                69 ca 93 01 00 01
                                                 ecx, edx, 0x1000193
                                          imul
    12bc:
                48 ff c0
                                          inc
    12bf:
                48 83 f8 04
                                          cmp
                                                 rax, 0x4
   12c3:
                75 eb
                                                 12b0 < Z4hashP2kv+0x10>
                                                 eax, 0x811c9dc5
    12c5:
                b8 c5 9d 1c 81
    12ca:
                31 d2
                                         xor
                                                 edx,edx
    12cc:
                Of 1f 40 00
                                                 DWORD PTR [rax+0x0]
                                         nop
                                         movzx esi,BYTE PTR [rdi+rdx*1+0x4]
    12d0:
                0f b6 74 17 04
    12d5:
                31 c6
                                          xor
                                                 esi, eax
   12d7:
                69 c6 93 01 00 01
                                                 eax, esi, 0x1000193
                                          imul
                48 ff c2
    12dd:
                                          inc
                                                 rdx
    12e0:
                48 83 fa 02
                                                 rdx,0x2
    12e4:
                75 ea
                                                 12d0 < Z4hashP2kv+0x30>
                                                 edx, 0x811c9dc5
    12e6:
                ba c5 9d 1c 81
                31 f6
    12eb:
                                         xor
                                                 esi, esi
    12ed:
                Of 1f 00
                                         nop
                                                 DWORD PTR [rax]
    12f0:
                44 Of b6 44 37 08
                                         movzx r8d, BYTE PTR [rdi+rsi*1+0x8]
    12f6:
                41 31 d0
                                          xor
                                                 r8d,edx
    12f9:
                41 69 d0 93 01 00 01
                                                 edx, r8d, 0x1000193
                                          imul
    1300:
                48 ff c6
                                          inc
                                                 rsi
    1303:
                48 83 fe 08
                                          cmp
                                                 rsi,0x8
    1307:
                75 e7
                                                 12f0 < Z4hashP2kv+0x50>
                                          jne
    1309:
                01 c8
                                                 eax, ecx
    130b:
                01 d0
                                          add
                                                 eax, edx
    130d:
                                          ret
    130e:
                66 90
                                          xchq
                                                 ax,ax
```

```
#define packed attribute ((packed))
struct kv {
   uint32 t key1;
   uint16 t key2;
   uint64 t key3;
   void *value;
} packed kv;
uint32 t hash packed(struct kv *kv) {
   uint32 t fnv1a hash {};
   fnvla hash += hash fnvla ref((const char *)&kv,
                       sizeof(kv->key1) +
                       sizeof(kv->key2) +
                       sizeof(kv->key3));
    return fnvla hash;
```

Rearranged data structure

```
000000000001310 < Z11hash packedP2kv>:
                48 89 7c 24 f8
                                               QWORD PTR [rsp-0x8], rdi
    1310:
    1315:
                b8 c5 9d 1c 81
                                               eax, 0x811c9dc5
                                        mov
    131a:
                31 c9
                                        xor
                                               ecx,ecx
               Of 1f 40 00
                                               DWORD PTR [rax+0x0]
    131c:
   1320:
               0f b6 54 0c f8
                                        movzx edx, BYTE PTR [rsp+rcx*1-0x8]
    1325:
                31 c2
                                               edx,eax
                                        xor
                                               eax, edx, 0x1000193
    1327:
                69 c2 93 01 00 01
                                        imul
   132d:
               48 ff c1
                                        inc
                                               rcx
               48 83 f9 0e
    1330:
                                        cmp
                                               rcx,0xe
    1334:
                                               1320 < Z11hash packedP2kv+0x10>
                75 ea
                                        jne
   1336:
                с3
                                        ret
    1337:
                66 Of 1f 84 00 00 00
                                               WORD PTR [rax+rax*1+0x0]
                                        nop
    133e:
                00 00
```

#### Measuring performance

- All of this is very platform specific
- Core and uncore performance counters
- Granularity, resolution, value limits
- Not everything at once
- Microarchitectural microbenchmarks are fun
- Although nowhere near being easy
- And might not matter that much in a global scope
- Fleetwide benchmarks do matter though

#### Universal ISA

- Comparing x86, ARM, R-V, some historical others
- RISC vs CISC debate, and VLIW as well
- 32 -> 31 -> even less registers
- L/S vs R/M
- Flags
- Operand count
- Destructive destination
- Spilling strategy
- ISA as a contract

#### Vectorization?

- The logic of a scalar algorithm applied to a multitude of separate sets of data.
- Performance characterization in terms of latency and throughput.
- SIMD as a specific instantiation of vectorization approach.

Practical and Everyday => relies on the compiler. But we are not there
yet. Not certain whether we will be at all.

#### Vectorization in 20 minutes

In order to vectorize scalar code successfully, horizontal operations are mandatory. Control flow dependencies need to be translated to data flow dependencies.


Data structure layout should not conflict with native vector width and length.

- Controllable/maskable access to memory
- Assembling a vector register from scalar values (insert/extract)
- Mixing multiple vectors into one (blend)
- Swapping blocks and elements within a vector (permute, shuffle)
- Nonlinear and indexed memory access (scatter, gather)
- Conditional execution (predicates, masking)


#### Vectorization Example – SHA2

- Block-based cryptographic hash function.
- Simple bitwise operations many of them.
- Instruction set equivalence may not be assumed.
- Vertical vs horizontal data layout.

	Latency	Throughput
Scalar	1	1
Accelerated	4	2.2
Vectorized	0.85	14



#### Vectorized SHA2 and P-256 ECDSA



Linear code block operating on different data sets in parallel

Hash multiple blocks in parallel Sign/verify multiple hashes/signatures in parallel

Vector lanes of fixed width

Gather operations place significant restrictions on data format

+20% latency results in +1500% throughput

Only if data structures allow!

## Why bother?

Compiler is smart, one just needs to specify a correct command-line option, no?

```
for (int i = 0; i < m; i++) {
  for (int j = 0; j < n; j++) {
    for (int p = 0; p < k; p++) {
       C(i, j) += A(i, p) * B(p, j);
    }
}</pre>
```

For vertical operations that is indeed not a complex task to do, and compilers perform just fine.

## Why bother?

# What if the level of triviality is reduced a little?

- Control flow dependencies.
- Different lane widths and parameters
- Branching
- Iterations of different length

```
missed: not vectorized: complicated access pattern.
missed: not vectorized: no vectype for stmt: sum[0] = { 0, 0, 0, 0 };
missed: couldn't vectorize loop
```

```
uint32 t CityHash32(const char *s, size t len) {
  if (len <= 24) {
    return len <= 12 ? (len <= 4 ?
          Hash32Len0to4(s, len) :
          Hash32Len5to12(s, len)) :
          Hash32Len13to24(s, len);
 h ^= a0;
 h = h * 5 + 0xe6546b64;
 h ^= a2;
  do {
   h ^= a0;
   h = Rotate32(h, 18);
   h = h * 5 + 0xe6546b64;
   f += a1;
    s += 20;
  } while (--iters != 0);
 h = h * 5 + 0xe6546b64;
 h = Rotate32(h, 17) * c1;
 h = Rotate32(h + f, 19);
 h = h * 5 + 0xe6546b64;
 h = Rotate32(h, 17) * c1;
 return h;
```

## Historical Perspective

MMX (1996)	8 64-bit integer registers 8/16/32/64, saturation, two-operand.
SSE (1999):	8 128-bit int and fp registers, three-operand, some domain-specific accelerations.
AVX (2011):	16 256-bit fp-only registers, 128-bit lanes, 32/64-bit elements.
AVX2 (2013):	Integer AVX version, horizontal operations, gather, 8/16/32/64-bit elements.
LRBNI (2009):	32 x 512-bit data and 8 x 16-bit predicate registers, i32, f32/f64, gather and scatter, flexible bit manipulation.
IMCI (2010):	32 + 8 registers, cache management, fp focus.
AVX-512 (2015)	IMCI backport to AVX2, 32 + 8 registers, int and fp focus.

#### Vectorize what?

- Historically the domain of HPC
- Differential equation systems and CFD simulations are important
- TLS termination is important too
- An open question remains what is the ratio of cores doing the former and the latter?

#### Discussion