

25

# Performance Is Not a Number

## Avoiding Microbenchmarking Pitfalls

KRIS JUSIAK



20  
25 |   
September 13 - 19


# Performance - <https://www.intel.com/.../articles/moores-law.html>

## (~) Frequency

- Base: 3–5 GHz
- Boost: 5–6 GHz
- Overclocked: ~9 GHz

## (↑) Transistors

- More Cores
- More Cache
- Improved Execution
- Improved Parallelism
- ...



# Nanosecond count

// [perf] 4Ghz CPU from 2005 != 4Ghz CPU from 2025

| benchmark            | [0]      | [1]          | [2] |
|----------------------|----------|--------------|-----|
| 1 cycle execution    | 1 ± 00   | 0.25 ± 0.00  |     |
| L1d hit              | 3 ± 01   | 0.75 ± 0.25  |     |
| L2d hit              | 12 ± 03  | 3.00 ± 0.75  |     |
| branch misprediction | 14 ± 10  | 3.50 ± 2.50  |     |
| L3d hit              | 50 ± 05  | 10.00 ± 1.25 |     |
| DRAM access          | 350 ± 20 | 70.00 ± 5.00 |     |
| ...                  |          |              |     |

[0]: ~cycles // Intel/AMD/Apple

[1]: (cycles/4Ghz) [ns]

[2]: cycles ± variability

# Performance Analysis

```
└ System          // OS, I/O, ...
  └ Application // design, algorithms, data structures, ...
    └ µArch      // hardware effects
```

# [0] Always measure

// "If you can't measure [\*] it, you can't improve it"

# [0] Always measure


// "If you can't measure [\*] it, you can't improve it"

[\*] trust, understand, reproduce, ...

# Always measure - <https://www.brendangregg.com>

## └ System

```
bpftrace -e 'tracepoint:syscalls:sys_enter_* { @[probe] = count(); }'
bpftrace -e 'tracepoint:tcp:tcp_connect { printf("%d", args->dport); }'
```



# Always measure

└ System

  └ Application

```
vtune -collect hotspots -- ...      # Intel
AMDuProfCLI --profile -t cpu -- ... # AMD
xctrace record --template ...      # Apple

perf probe -x ...
perf record -g ...

(gdb) record function-call-history /ilc
(gdb) run
  1 bar      inst 1,4      at foo.c:6,8
  2 foo      inst 5,10     at foo.c:2,3
  3 bar      inst 11,13    at foo.c:9,10
(gdb) reverse-step
```

# Always measure - <https://perf.wiki.kernel.org>

└ System

  └ Application

```
import prof; // https://github.com/qlibs/prof

int main() {
    prof::linux_perf profiler{/dev/shm/perf};

    profiler.start(); // syscall
    // ...
    profiler.stop(); // syscall
}

perf stat --control=fifo:/dev/shm/perf --delay=-1 ...
perf record --control=fifo:/dev/shm/perf --delay=-1 ...
```

# Always measure - <https://llvm.org/docs/XRay.html>

```
└─ System
    └─ Application
```

```
function:
    // nop # -fxray-instrument
    ret
    // nop # -fxray-instrument

int main() {
// ...
auto handler = [](int func_id, XRayEntryType entry) {
    if (entry == XRayEntryType::ENTRY) {
        profiler.start();
    } else {
        profiler.stop();
    }
};
__xray_set_handler(+handler);
__xray_patch(); // nop -> jmp &handler
}
```

```
clang++ -fxray-instrument -fxray-function-list=function.txt ...
```

<https://valgrind.org/docs/manual/cl-manual.html>

└ System  
  └ Application

```
int main() {
    prof::callgrind profiler{"simulation"};

    while (true) {
        profiler.reset();
        profiler.start();

        if (trigger) { // fast-path
            // action

            profiler.stop();
            profiler.flush();
        }
    }
}

valgrind --tool=callgrind --instr-atstart=no \ # 5x-100x overhead
--cache-sim=yes --branch-sim=yes --collect-jumps=yes --dump-instr=yes ...
```

# Always measure - <https://docs.kernel.org/staging/static-keys.html>

```
└─ System
    └─ Application
```

```
import jmp; // https://github.com/qlibs/jmp

constexpr jmp::boolean profile = false;
auto start(auto& profiler) { if (profile) { profiler.start(); } };
auto stop (auto& profiler) { if (profile) { profiler.stop(); } };

int main() {
{
    start(profiler); // nop
    // ...
    stop(profiler); // nop
}

profile = true; // code-patching

{
    start(profiler); // jmp &profiler::start
    // ...
    stop(profiler); // jmp &profiler::stop
}
}
```

# Always measure continuously - Dockerfile

```
// hot-spotting != speedup
// no-bottlenecks != fastest

└─ System
    bcc      # https://github.com/iovisor/bcc
    bpftrace # https://github.com/bpftrace/bpftrace
    ...
    ...

└─ Application
    intel-vtune # https://www.intel.com/content/www/us/en/docs/vtune-profiler
    amd-uprof   # https://www.amd.com/en/developer/uprof.html
    linux-perf  # https://perf.wiki.kernel.org
    dtrace      # https://github.com/opendtrace
    tracy       # https://github.com/wolfpld/tracy
    gperftools # https://github.com/gperftools/gperftools
    magic-trace # https://github.com/janestreet/magic-trace
    coz        # https://github.com/plasma-umass/coz
    ...
    ...
```

# Always measure

```
└ System
  └ Application
    └ μArch
```

```
perf stat/record -e cycles:u ...
```

# Always measure - Microbenchmarking

```
└ System
  └ Application
    └ μArch
```

```
perf stat/record -e cycles:u ...  
  
/**  
 * Iteration speed  
 * Isolation  
 * Coverage (under specific conditions)  
 * Understanding  
 * Tuning  
 */  
auto bench(auto code) -> measurements;
```

# Always measure

```
└ System
  └ Application
    └ μArch
```

```
[[gnu::optimize("03")]] constexpr auto fizz_buzz(int n) {
    if (n % 15 == 0) { return "FizzBuzz"; }
    else if (n % 3 == 0) { return "Fizz"; }
    else if (n % 5 == 0) { return "Buzz"; }
    return "Unknown";
}
```

# Always measure - Performance Is Not a Number!

```
└ System
  └ Application
    └ μArch
```

```
[[gnu::optimize("03")]] constexpr auto fizz_buzz(int n) {
    if (n % 15 == 0) { return "FizzBuzz"; }
    else if (n % 3 == 0) { return "Fizz"; }
    else if (n % 5 == 0) { return "Buzz"; }
    return "Unknown";
}

// Google Benchmark - https://github.com/google/benchmark
// Nanobench         - https://github.com/martinus/nanobench
// Celero            - https://github.com/DigitalInBlue/Celero
// ...

bench(fizz_buzz) // ?
```

# Avoiding Microbenchmarking Pitfalls

- └ [1] The Noise
- └ [2] The Bias
- └ [3] The Faith
- └ [4] The Chaos
- └ [5] The Illusion
- ...  
...

# Disclaimer

Focused on x86-64-linux-gnu

```
├── RDTSC - Read Time-Stamp Counter          // Intel, AMD
├── RDPMC - Read Performance-Monitoring Counters // Intel, AMD
├── PEBS  - Precise Event-Based Sampling      // Intel
├── IBS   - Instruction Based Sampling        // AMD
├── LBR   - Last Branch Record                // Intel, AMD
└── IPT   - Intel Processor Trace             // Intel
```

Powered by perf # <https://github.com/qlibs/perf>


```
├── c++2x
├── linux/perf                                // perf_event_open/ipt-dev
├── llvm/mca                                    // llvm-dev
└── gnuplot/sixel                             // term/tty
```

# [1] The Noise

```
int main();
```

Linux 6.x - <https://makelinux.github.io/kernel/map>

```
int main() {  
    // ...  
}
```



## Linux 6.x

```
# Kernel Mode Task-Isolation - https://lwn.net/articles/816298
isolcpus=<cpu numbers> # bootloader

# Disable CPU Frequency Scaling, ...
pyperf system tune # pip install pyperf

# Affinity / Priority
taskset -c <cpu numbers> ...
nice -n -20 ... # chrt -f 99 ...

...
```

# Unified Extensible Firmware Interface (UEFI)

```
/**  
 * No kernel (ring 0)  
 */  
int efi_main(perf::uefi::sys* sys) {  
    perf::scoped _{  
        // DCACHE - Data Cache  
        // IBRS   - Indirect Branch Restricted Speculation  
        // ...  
        .setup    = [] { perf::cpu::disable(DCACHE, IBRS); },  
        .teardown = [] { perf::cpu::enable (DCACHE, IBRS); },  
    };  
  
    // ...  
  
    perf::report(  
        sys->stdout,  
        bench[perf::stat::tsc, perf::stat::cycles], // rdtsc, rdpmc  
        min, median, p90, p99  
    );  
}  
  
$CXX -DPERF_UEFI -target x86_64 \          # test: qemu-system-x86_64  
-ffreestanding -fno-exceptions -fno-rtti ... # live: boot/USB
```

# Sanity-checks

```
int main() {
    perf::log(perf::info::spec{
        {"time",   std::chrono::system_clock::now()},
        {"sys",    perf::info::sys::triple()},
        {"cxx",    perf::info::compiler()},
        {"cpu",    perf::info::cpu()},
        {"cache",  perf::info::memory::cache()},
        // ...
    });
    perf::verify(not perf::info::cpu::freq_scaling);
    perf::verify(perf::info::compiler::NDEBUG);
    perf::verify(perf::info::compiler::OPTIMIZED);
    // ...
}

name  info
-----
time  2025-09-15 11:15:00
sys   x86_64-pc-linux-gnu
cxx   gcc-15.0.0
cpu   12th Gen Intel(R) Core(TM) i7-12650 (alderlake:6.154.3) / 2.67Ghz
cache L1i: 32Kb/64b, L1d: 48Kb/64b, L2d: 1280Kb/64b, L3: 24Mb/64b
```

<https://en.wikichip.org/cpuid{family:6, model:154, stepping:3}>

# Self-checks

```
import perf; // compile-time checks


int main() {
    perf::self::test({.verbose = true}); // run-time checks
}
```

# Self-checks

```
import perf; // compile-time checks

int main() {
    perf::self::test({.verbose = true}); // run-time checks
}
```

// Tuned vs. Non-tuned



// Measured vs. Documented  
// - instructions latency/rthroughput/...  
// - L1d/L2d/L3d load/store latency/bandwidth  
// - branch misprediction penalty  
// - max(µops/cycle) vs. dispatch width  
// ...



```
user@perf:~$ taskset -c 2 nice -n -20 ./a.out
```

benchmark

[1] [2]

|                      |          |       |          |       |  |
|----------------------|----------|-------|----------|-------|--|
| add(reg,reg)/latency | (14.98x) | 1.00  | (15.00x) | 1.00  |  |
| sub(reg,reg)/latency | (15.01x) | 1.00  | (15.00x) | 1.00  | // <a href="https://uops.info/table.html">https://uops.info/table.html</a>   |
| mul(reg,reg)/latency | (5.00x)  | 3.00  | (5.00x)  | 3.00  | // <a href="https://www.agner.org/optimize/instruction_tables.pdf">https://www.agner.org/optimize/instruction_tables.pdf</a> |
| div(reg,reg)/latency | (1.00x)  | 15.00 | (1.00x)  | 15.00 |  |

|  |  |  |
|--|--|--|
| (0) speedup(slowest:1.00x)             |  | // <a href="https://llvm.org/docs/CommandGuide/llvm-exegesis.html">https://llvm.org/docs/CommandGuide/llvm-exegesis.html</a> |
| [1] (stat.cycles/bench.operations)     |  | // <a href="https://github.com/andreas-abel/nanoBench">https://github.com/andreas-abel/nanoBench</a>                         |
| [2] (stat.mca_cycles/bench.operations) |  | // <a href="https://github.com/travisdowns/uarch-bench">https://github.com/travisdowns/uarch-bench</a>                       |



add(reg,reg)/latency:  
[0] [1]

1. add esi, edi

sub(reg,reg)/latency:  
[0] [1]

1. sub edi, esi

mul(reg,reg)/latency:  
[0] [1]

1. imul esi, edi

div(reg,reg)/latency:  
[0] [1]

1. mov eax, edi
2. cdq
3. idiv esi

[0] index  
[1] mca.assembly # intel

# [2] The Bias

```
// Measurements  
// Latency vs. Throughput  
// Hardware effects  
// Statistically sound conclusions
```

**Producing Wrong Data Without Doing Anything Obviously Wrong**


**Statistically Sound Performance Evaluation**

# AMD Zen5 - <https://chipsandcheese.com>

```

main:
push ...
mov ...
cmp ...
jbe ...
...
ret

```



# Measurements

```
// NOT* independent / NOT* normally distributed

struct timeit {
    size_t iterations{}; // estimate - time_budget, median_absolute_error, ...
    size_t samples{};   // estimate - margin_of_error, coefficient_of_variation, ...

    auto operator()(auto fn, auto... ts) {
        // ...

        for (auto s = 0u; s < samples; ++s) {           // Time                      now [ns]
            auto start = now();                         // -----
            for (auto i = 0u; i < iterations; ++i) {    // Time-Stamp-Counter (TSC) rdtsc{p} / freq
                fn(ts...);                            // Steady time               steady_clock
            }                                         // Process time              clock_gettime
            auto stop = now();                        // Thread time               clock_gettime
            // ...
        }


        return stats; // min, median, percentiles, stddev, ...
    }
};

// It's X% faster/slower with Y% confidence
// - tells how certain is the measurement / doesn't tell whether the right thing has been measured
```

```

int main() {
    perf::runner bench{timeit{}};
    bench(fizz_buzz, ...);
    perf::plot::hist(bench[perf::stat::tsc / perf::bench::operations]); // [*]
}

```



```

// stats
// - min, max, mean, geomean, median, p10, p25, p50, p75, p90, p99 (percentiles)
// - variance, stddev (standard deviation), sem (standard errorsem),
// - mae (median absolute error), mad (median absolute deviation), cv (coefficient of variation)
// - ...

// [*] what and how to run based bench[...] # compile-time


```

# Measurements


```
int main() {
    perf::runner bench{
        timeit{.iterations = 1u,      .samples = 1u},
        timeit{.iterations = 10'000,   .samples = 1u},
        timeit{.iterations = 1,       .samples = 100},
        timeit{.iterations = 10'000,   .samples = 100},
        timeit{}, // estimated
    };

    bench(fizz_buzz, {});

    perf::plot::bar(bench[
        perf::stat::tsc / perf::bench::operations,
        perf::stat::steady_time / perf::bench::operations
    ]);
}
```



# Noise vs. Bias vs. Optimization / use-case specific



```
// Noise      - external part of the measurement (ex. frequency scaling)  
// Bias       - implicit part of the measurement (ex. hardware effects)  
// Optimization - explicit part of the measurement (ex. SWAR) # can introduce bias
```

## Latency

- └ Time it takes for a single operation to complete
- └ Example: Acceleration from 0-60 mph
- └ ns/op

## Throughput

- └ Total number of operations completed in a given amount of time
- └ Example: Total distance traveled in 1 hour
- └ op/s, Gb/s, ...

```
// Latency # start(); fn(ts...); stop();
for (auto i = 0u; i < n; ++i) {          // [*]
    checksum ^= fn(checksum ^ ts...);     // data dependency
    // memory fence                      // if mem-stores
}

// Throughput
for (auto i = 0u; i < n; ++i) {          // seq, unseq, unroll
    fn(ts...);                          // par, omp, ...
} // ?

// [*] A Low-Overhead Tool for Running Microbenchmarks on x86 Systems
// - https://arxiv.org/abs/1911.03282
// - https://uops.info/table.html
```



```
auto latency = // ns/op
    perf::stat::tsc / perf::bench::operations;

auto throughput = // op/s
    perf::bench::operations / seconds(perf::stat::tsc);

auto throughput_ = // Gb/s
    (perf::bench::operations * arg("size")) / seconds(perf::stat::tsc);

auto inverse_throughput = // ns/op
    perf::stat::tsc / perf::bench::operations;
```

# CPU vs. FPGA vs. GPU




// source: <http://www.qbaylogic.com>

## Hardware effects

```
// 0x0100: void unused();                                // code layout
//
// 0x0110: void fn(value) {
// 0x0110:     push                                // stack
//
// 0x0114:     for (...) {
// 0x0118:         auto i = lookup_table[value];    // memory access
// 0x011C:         if (i) {                         // branch prediction
// 0x0120:             ...
// 0x0124:         }
// 0x0128:     }
//
// 0x012C:     pop                                // stack
//
// 0x1000: lookup_table:                           // data layout
//     ...
```

```
// Modern branch predictor can learn ~10'000 1/0 branches
// - no history { backward = taken, forward = not_taken }
```



```
/**
 * vary(measure(repeat(fn))) -> measure(repeat(vary(fn)))
 */
for (auto i = 0u; i < n; ++i) {
    // fn(ts...);
    fn(ts[i]...); // vary inputs per iteration based on the distribution
}
```

# Data distribution / use-case specific

```
int main() {
    perf::runner bench{perf::bench::latency{}};

    bench(fizz_buzz, std::integral_constant<int, 0>{}); // 0, 0, 0, ...
    bench(fizz_buzz, 3); // 3, 3, 3, ...
    bench(fizz_buzz, 15); // 15, 15, 15, ...

    bench(fizz_buzz, sequence<int>{3, 5, 15, 0}); // 3, 5, 15, 0, 3, 5, ...
    bench(fizz_buzz, range<int>{.start = 0, .stop = 15}); // 0, 1, ..., 15, 0, ...
    bench(fizz_buzz, range<int>{.start = 1, .stop = 1'000'000}); // 0, 1, ..., 1'000'000, ...

    bench(fizz_buzz, unpredictable<int>); // (-min<int>, max<int>), ...
    bench(fizz_buzz, choice<int>{
        .values = {3, 5, 15}
        .probabilities = {.25, .50, .25},
    });
    // ...
}

// perf::memory::heap::pollute(); // prevents continuous allocation # used with containers
```

```

perf::report(bench[perf::stat::tsc / perf::bench::operations],
  min, median, p90, p99
);

```

| benchmark                                   | [1]           | [2]          | [3]          | [4]          |
|---|---------------|--------------|--------------|--------------|
| fizz_buzz(0_c)/latency                      | (7.50x) 0.93  | (5.74x) 1.31 | (5.04x) 1.53 | (5.34x) 1.57 |
| fizz_buzz(3)/latency                        | (12.25x) 0.57 | (4.49x) 1.67 | (4.26x) 1.81 | (4.52x) 1.85 |
| fizz_buzz(15)/latency                       | (5.62x) 1.24  | (5.74x) 1.31 | (5.04x) 1.52 | (5.37x) 1.56 |
| fizz_buzz(sequence{3,5,15})/latency         | (4.74x) 1.47  | (3.57x) 2.10 | (3.58x) 2.15 | (3.84x) 2.18 |
| fizz_buzz(range{0,15,1})/latency            | (2.72x) 2.57  | (2.78x) 2.70 | (2.79x) 2.76 | (2.97x) 2.82 |
| fizz_buzz(range{1,1000000,1})/latency       | (4.37x) 1.60  | (2.80x) 2.68 | (2.79x) 2.75 | (2.99x) 2.80 |
| fizz_buzz({3,5,15},{0.25,0.5,0.25})/latency | (1.00x) 6.99  | (1.00x) 7.50 | (1.00x) 7.69 | (1.00x) 8.38 |
| fizz_buzz(unpredictable)/latency            | (1.29x) 5.42  | (1.34x) 5.62 | (1.32x) 5.82 | (1.29x) 6.50 |

```


(0) speedup(slowest:1.00x)
[1] min((stat.tsc/ns)/bench.operations))
[2] median((stat.tsc/ns)/bench.operations))
[3] p90((stat.tsc/ns)/bench.operations))
[4] p99((stat.tsc/ns)/bench.operations))

```

```

perf::plot::bar(
  bench[perf::stat::tsc / perf::bench::operations]
);

```




```
// Bar: Compares categories (lower is better*)
```

```


perf::plot::hist(
  bench[perf::stat::tsc / perf::bench::operations]
);

```



```
// Histogram: Shows data distribution (normal, skewed, non-symmetric, multi-modal, ...)
```

```
perf::plot::box(  
    bench[perf::stat::tsc / perf::bench::operations]  
)
```




```
// Box: Shows data distribution, central tendency and variability
```

```

perf::plot::ecdf(
  bench[perf::stat::tsc / perf::bench::operations]
);


```



```
// Empirical cumulative distribution function: Shows cumulative data proportion
```

# term vs. tty

```
// https://www.arewesixelyet.com # printf "pixel: \033Pq#1@\033\\\"  
user@localhost:~$ PERF_IO_PLOT_TERM="sixel" ./a.out # term
```



```
user@server:~$ PERF_IO_PLOT_TERM="dumb ansi" ./a.out # tty
```



```
// jupyter notebook / matplotlib # https://jupyter.org
```

# Hardware effects

```
0x0100: void unused();                                // code layout

0x0110: void fn(value) {
// 0x0110:    push                                // stack
//
// 0x0114:    for (...) {
// 0x0118:        auto i = lookup_table[value];   // memory access
// 0x011C:        if (i) {                         // branch prediction
// 0x0120:            ...
// 0x0124:        }
0x0128:    }

// 0x012C:    pop                                // stack
}
//
// 0x1000: lookup_table:                          // data layout
//
...
```

# Hardware effects

```
# Address Space Layout Randomization (ASLR) / Fixed per run
# - 0: none
# - 1: stack, mmap, shared libs
# - 2: 1, heap, main binary (-fPIE)
echo <level> | sudo tee /proc/sys/kernel/randomize_va_space

# Code Layout Randomization / Fixed per build
$CXX -ffunction-sections -falign-functions=16 -fdata-sections ...
$CXX -Wl,--shuffle-sections=<seed> -fuse-ld=lld ... # mold

# Code/Stack/Heap Layout Ranomization (-Rcode -Rstack -Rheap) / Randomized every .5s
# stabilizer - https://github.com/ccurtsinger/stabilizer
```

```
[[gnu::noinline]] auto fn_v1(size_t size, int n) {
    size_t sum{};
    for (size_t i = {}; i < size; ++i) {
        if (i % x) sum += i;
    }
    return sum;
}

template<auto cfg>
[[gnu::noinline, gnu::aligned(cfg.function_alignment)]]
auto fn_v2(size_t size, int n) {
    size_t sum{};
    perf::code::align(cfg.loop_alignment) for (auto i = 0 ; i < size; ++i) {
        if (i % x) sum += i;
        perf::code::align(cfg.loop_boundry); // nops...
    }
    return sum;
}

int main() {
    perf::runner bench{perf::bench::latency{.cfg = ...}}; // setup
    // ...
    for (auto i = 0; i < 1024; ++i) {
        bench(fn_v1, n, unpredictable<int>); // bench runs in a new process by default
        bench(fn_v2, n, unpredictable<int>);
    }
    // ...
}
```

## Hardware effects


```
// 0x0100: void unused();                                // code layout

// 0x0110: void fn(value) {
// 0x0110:     push                                     // stack
//
// 0x0114:     for (...) {
// 0x0118:         auto i = lookup_table[value];      // memory access
// 0x011C:         if (i) {                           // branch prediction
// 0x0120:             ...
// 0x0124:         }
// 0x0128:     }

// 0x012C:     pop                                     // stack
}

0x1000: lookup_table:                                // data layout
    ...
```

```
user@perf:~$ lstopo # hardware topology (alderlake:6.154.3)
```



// What Every Programmer Should Know About Memory - <https://www.akkadia.org/drepper/cpumemory.pdf>

```
int main() {
    perf::runner bench{
        [](auto fn, auto ... ts) {
            // profile to gather executed branches, addresses, instructions, ... [3]

            for (auto s = 0u; s < samples; ++s) {
                for (auto i = 0; i < iterations; ++i) {
                    branch::predict(ts...);           // based on input distribution
                    cache::flush();                 // clflush (L1d, L1i, L2d, L3d)
                    // L3d - evict from another core

                    start();                      // rdtsc, rdpmc
                    perf::prevent_elision(fn(ts...)); // may need to unroll
                    stop();
                    // ...
                }
                // ...
            }
        };
    };
    // ...
}
```

# Measurements bias...

```
// ...
// Code layout
// Heap fragmentation
// Data cache
// Instruction cache
// Branch prediction history
// Stack frame
// ...
// Basic blocks alignment
// Cache coherence protocol
// Execution ports
// Registers
// ...
```

# [3] The Faith

```
// Profiling/Tracing
// - linux-perf - https://perf.wiki.kernel.org
// - dtrace      - https://github.com/OPenDTrace
// - intel-vtune - https://www.intel.com/content/www/us/en/docs/vtune-profiler
// - amd-uprof   - https://www.amd.com/en/developer/uprof.html
// - likwid      - https://github.com/RRZE-HPC/likwid
// - callgrind   - https://valgrind.org/docs/manual/cl-manual.html

// Analyzing
// - llvm-mca    - https://llvm.org/docs/CommandGuide/llvm-mca.html
// - osaca       - https://github.com/RRZE-HPC/OSACA
// - uica        - https://uica.uops.info

BENCHMARK_FILTER=fizz_buzz perf record -g ./a.out # bias?
```

```
// Counting

perf::profiler stat{                      // perf stat -e
    perf::stat::cycles,
    perf::stat::instructions,
    perf::stat::tsc,
    // ...
};

static_assert(stat.is_syscall_free);

// gcc-15 -O3
start():      stop():
    lfence          ...
    rdpmc [1]      rdtscp [0]    // [0]: time-stamp-counter
    rdpmc [2]      rdpmc [2]    // [1]: instructions
    rdtsc [0]      rdpmc [1]    // [2]: cycles
    lfence          lfence
```

```
// Sampling (PEBS, LBR)

perf::profiler record{           // perf record -b -e
    perf::record::cache_misses,
    perf::record::branch_misses,
    // ...
};

perf::profiler mem{             // perf mem record
    perf::record::mem_loads,
    perf::record::mem_stores,
};

static_assert(record.is_multiplexing_free);
static_assert(mem.is_multiplexing_free);
static_assert(not record.is_syscall_free);
static_assert(not mem.is_syscall_free);
```

```
// Tracing (IPT)

perf::profiler trace{           // perf record -e intel_pt/cyc=1/
    perf::trace::instructions,
    perf::trace::cycles,
};

static_assert(not trace.is_syscall_free);
```

```
perf::profiler profiler{
    perf::stat::tsc,
    perf::stat::branches, perf::stat::branch_misses,
    perf::trace::instructions, perf::trace::cycles,
    perf::record::mem_loads, perf::record::mem_stores,
    // ...
};

auto invoke = [&](auto fn, auto... ts) {
    profiler.start();
    perf::prevent_elision(fn(ts...));
    profiler.stop();
};
```

```
perf::log(profiler[]); // [] - all elements

tsc:
  332ns
stat.branches:
  132
stat.branch_misses:
  53
trace.instructions:
  0xf400 6 // ip size # instruction pointer
  0xf404 5
  ...
trace.cycles:
  0xf400 11 // ip cycles
  0xf404 15
  ...
record.mem_loads:
  0xf510 0xf321 0xf612 L1 hit // ip dst src level access
  ...
  ...
```

```
// Machine Code Analyzer (MCA)

perf::analyzer analyzer{          // def AlderlakeP : SchedMachineModel {
    perf::mca::address,           //     let IssueWidth = 6;
    perf::mca::encoding,          //     let MicroOpBufferSize = 512;
    perf::mca::assembly,          //     let LoadLatency = 5;
    perf::mca::size,              //     let MispredictPenalty = 14;
    perf::mca::uops,              //     ...
    perf::mca::latency,           // }
    perf::mca::rthroughput,
    perf::mca::timeline,
    perf::mca::resource_pressure,
    perf::mca::bottleneck,
    perf::mca::source,             // requires debug symbols (-g)
    // ...
};
```

```
// Machine Code Analyzer (MCA)


auto invoke(auto fn, auto... ts) {    // auto label(const auto label)
    perf::code::label("begin");        //     asm volatile goto(
    perf::prevent_elision(fn(ts...)); //         ".pushsection labels, \"aw\" \n"
    perf::code::label("end");         //         ".quad %c0, %l[L]\n"
}                                         //         ".popsection \n"
                                         //         : : "i"(label) : "memory" : L
                                         //         ); L;;
perf::prevent_elision(                  // }
    &invoke<decltype(fizz_buzz), int> // }

analyzer << perf::mca::region{        // perf::verify(
    perf::code::labels["begin"],       //     not perf::is_elided([] {
    perf::code::labels["end"],         //         invoke(fizz_buzz, 15);
};                                         //     ));
```

```
perf::annotate(analyzer[]); // per instruction pointer (IP)
```

| [0]                           | [1] | [2] | [3]                            | [4] | [5] | [6] | [7] | [8]    | [9]    | [10]                   |
|-------------------------------|-----|-----|--------------------------------|-----|-----|-----|-----|--------|--------|------------------------|
| 1. 0100 69 c7 ef ee ee ee     |     |     | if (n % 15 == 0) {             |     |     |     |     |        |        |                        |
| 2. 0106 05 88 88 88 08        |     |     | imul eax, edi, 0xeeeeeeef      | 6   | 1   | 3   | 1.0 | - 1.00 | -      |                        |
| 3. 010b 3d 11 11 11 11        |     |     | add eax, 0x88888888            | 5   | 1   | 1   | 0.2 | -      | - 0.50 | -                      |
| 4. 0110 72 36                 |     |     | cmp eax, 0x11111111            | 5   | 1   | 1   | 0.2 | 0.25   | - 0.25 | -                      |
|                               |     |     | jb 0x36                        | 2   | 1   | 1   | 0.5 | 0.50   | - 0.50 | -                      |
| 5. 0112 69 c7 ab aa aa aa     |     |     | } else if (n % 3 == 0) {       |     |     |     |     |        |        |                        |
| 6. 0118 05 aa aa aa 2a        |     |     | imul eax, edi, 0xaaaaaaaaaab   | 6   | 1   | 3   | 1.0 | - 1.00 | -      |                        |
| 7. 011d 3d 55 55 55 55        |     |     | add eax, 0x2aaaaaaaaa          | 5   | 1   | 1   | 0.2 | 0.25   | - 0.25 | -                      |
| 8. 0122 72 2d                 |     |     | cmp eax, 0x55555555            | 5   | 1   | 1   | 0.2 | -      | - 0.50 | -                      |
|                               |     |     | jb 0x2d                        | 2   | 1   | 1   | 0.5 | 0.50   | - 0.50 | -                      |
| 9. 0124 69 c7 cd cc cc cc     |     |     | } else if (n % 5 == 0) {       |     |     |     |     |        |        |                        |
| 10. 012a 05 99 99 99 19       |     |     | imul eax, edi, 0xcccccccccd    | 6   | 1   | 3   | 1.0 | - 1.00 | -      |                        |
| 11. 012f 3d 33 33 33 33       |     |     | add eax, 0x19999999            | 5   | 1   | 1   | 0.2 | 0.25   | - 0.25 | -                      |
| 12. 0134 48 8d 0d 2e 1d 00 00 |     |     | cmp eax, 0x33333333            | 5   | 1   | 1   | 0.2 | -      | - 0.50 | -                      |
| 13. 013b 48 8d 05 31 1d 00 00 |     |     | lea rcx, [rip + 0x1d2e]        | 7   | 1   | 1   | 1.0 | - 1.00 | -      |                        |
| 14. 0142 48 0f 42 c1          |     |     | lea rax, [rip + 0x1d31]        | 7   | 1   | 1   | 1.0 | - 1.00 | -      |                        |
| 15. 0146 eb 10                |     |     | cmovb rax, rcx                 | 4   | 1   | 1   | 0.5 | 0.50   | - 0.50 | -                      |
|                               |     |     | jmp 0x10                       | 2   | 0   | 0   | 0.0 | -      | -      |                        |
| 16. 0148 48 8d 05 16 1d 00 00 |     |     | } else {                       |     |     |     |     |        |        |                        |
| 17. 014f eb 07                |     |     | lea rax, [rip + 0x1d16]        | 7   | 1   | 1   | 1.0 | - 1.00 | -      |                        |
| 18. 0151 48 8d 05 16 1d 00 00 |     |     | jmp 0x7                        | 2   | 0   | 0   | 0.0 | -      | -      |                        |
| 19. 0158 48 89 44 24 f8       |     |     | lea rax, [rip + 0x1d16]        | 7   | 1   | 1   | 1.0 | - 1.00 | -      |                        |
|                               |     |     | mov qword ptr [rsp - 0x8], rax | 5   | 2   | 12  | 0.5 | -      | - 0.50 | - 0.50 0.50 0.50       |
|                               |     |     | }                              |     |     |     |     |        |        | D=====eeeeeeeeeeeeEEER |

[0] index  
[1] mca.address  
[2] mca.encoding  
[3] mca.assembly # intel  
[4] mca.size  
[5] mca.uops  
[6] mca.latency [cycles]  
[7] mca.rthroughput  
[8] mca.resource\_pressure  
- ADLPort00-11  
[9] mca.timeline  
- 'D': instruction dispatched  
- 'E': instruction executing  
- 'E': instruction executed  
- 'R': instruction retired  
- '=': instruction waiting  
- '=': instruction executed  
[10] mca.bottleneck  
- <register>  
- [memory]  
- {resource:probability}



# uops vs. size. vs. latency vs...

```
perf::annotate(analyzer[
    perf::mca::address, perf::mca::encoding, perf::mca::assembly,
    perf::mca::uops, perf::mca::latency, perf::mca::rthroughput,
    perf::mca::source
]);
```


| [0]                           | [1]                            | [2] | [3] | [4]                                    | [5] | [6] |
|-------------------------------|--------------------------------|-----|-----|--|-----|-----|
|                               |                                |     |     |  |     |     |
| 1. f400 69 c7 ef ee ee ee     | if (n % 15 == 0) {             |     |     |  |     |     |
| 2. f406 05 88 88 88 08        | imul eax, edi, 0xeeeeeeef      | 1   | 3   | 1.0                                    |     |     |
| 3. f40b 3d 11 11 11 11        | add eax, 0x88888888            | 1   | 1   | 0.2                                    |     |     |
| 4. f410 72 36                 | cmp eax, 0x11111111            | 1   | 1   | 0.2                                    |     |     |
|                               | jb 0x36                        | 1   | 1   | 0.5                                    |     |     |
| 5. f412 69 c7 ab aa aa aa     | } else if (n % 3 == 0) {       |     |     |  |     |     |
| 6. f418 05 aa aa aa 2a        | imul eax, edi, 0xaaaaaaaaab    | 1   | 3   | 1.0                                    |     |     |
| 7. f41d 3d 55 55 55 55        | add eax, 0x2aaaaaaaaa          | 1   | 1   | 0.2                                    |     |     |
| 8. f422 72 2d                 | cmp eax, 0x55555555            | 1   | 1   | 0.2                                    |     |     |
| 9. f424 69 c7 cd cc cc cc     | jb 0x2d                        | 1   | 1   | 0.5                                    |     |     |
| 10. f42a 05 99 99 99 19       | imul eax, edi, 0xcccccccd      | 1   | 3   | 1.0                                    |     |     |
| 11. f42f 3d 33 33 33 33       | add eax, 0x19999999            | 1   | 1   | 0.2                                    |     |     |
| 12. f434 48 8d 0d 2e 1a 00 00 | cmp eax, 0x33333333            | 1   | 1   | 0.2                                    |     |     |
| 13. f43b 48 8d 05 31 1a 00 00 | lea rcx, [rip + 0x1a2e]        | 1   | 1   | 1.0                                    |     |     |
| 14. f442 48 0f 42 c1          | lea rax, [rip + 0x1a31]        | 1   | 1   | 1.0                                    |     |     |
| 15. f446 eb 10                | cmovb rax, rcx                 | 1   | 1   | 0.5                                    |     |     |
|                               | jmp 0x10                       | 0   | 0   | 0.0                                    |     |     |
| 16. f448 48 8d 05 16 1a 00 00 | } else {                       |     |     |  |     |     |
| 17. f44f eb 07                | lea rax, [rip + 0x1a16]        | 1   | 1   | 1.0                                    |     |     |
| 18. f451 48 8d 05 16 1a 00 00 | jmp 0x7                        | 0   | 0   | 0.0                                    |     |     |
| 19. f458 48 89 44 24 f8       | lea rax, [rip + 0x1a16]        | 1   | 1   | 1.0                                    |     |     |
|                               | mov qword ptr [rsp - 0x8], rax | 2   | 12  | 0.5 // 12 cycles, 2 uops, .5 per cycle |     |     |
|                               | }                              |     |     |  |     |     |

| [0]                      | [1]   | [2] | [3] | [4] | [5] | [6] |
|--------------------------|---|-----|-----|-----|-----|-----|
|                          |   |     |     |     |     |     |
| [0] index                |   |     |     |     |     |     |
| [1] mca.address          |   |     |     |     |     |     |
| [2] mca.encoding         | // CISC vs. RISC  |     |     |     |     |     |
| [3] mca.assembly # intel |   |     |     |     |     |     |
| [4] mca.uops             | // instructions may decode into multiple micro-operations       |     |     |     |     |     |
| [5] mca.latency [cycles] | // instructions have different latencies (depend on parameters) |     |     |     |     |     |
| [6] mca.rthroughput      | // instructions have different throughputs                      |     |     |     |     |     |



# resource-pressure

```
perf::annotate(analyzer[
    perf::mca::address, perf::mca::encoding,
    perf::mca::resource_pressure, perf::mca::assembly
]);
```



| [0]                           | [1]  | [2]  | [3]  | [4]                              |
|-------------------------------|------|------|------|----------------------------------|
| 1. f400 69 c7 ef ee ee ee     | -    | 1.00 | -    | - imul eax, edi, 0xffffffff      |
| 2. f406 05 88 88 88 08        | -    | -    | -    | - add eax, 0x88888888            |
| 3. f40b 3d 11 11 11 11        | 0.25 | -    | -    | - cmp eax, 0x11111111            |
| 4. f410 72 36                 | 0.50 | -    | -    | - jb 0x36                        |
| 5. f412 69 c7 ab aa aa aa     | -    | 1.00 | -    | - imul eax, edi, 0xaaaaaaaab     |
| 6. f418 05 aa aa aa 2a        | 0.25 | -    | -    | - add eax, 0x2aaaaaaaa           |
| 7. f41d 3d 55 55 55 55        | -    | -    | -    | - cmp eax, 0x5555555555          |
| 8. f422 72 2d                 | 0.50 | -    | -    | - jb 0x2d                        |
| 9. f424 69 c7 cd cc cc cc     | -    | 1.00 | -    | - imul eax, edi, 0xcccccccd      |
| 10. f42a 05 99 99 99 19       | 0.25 | -    | -    | - add eax, 0x199999999           |
| 11. f42f 3d 33 33 33 33       | -    | -    | -    | - cmp eax, 0x3333333333          |
| 12. f434 48 8d 0d 2e 1a 00 00 | -    | 1.00 | -    | - lea rcx, [rip + 0x1a2e]        |
| 13. f43b 48 8d 05 31 1a 00 00 | -    | 1.00 | -    | - lea rax, [rip + 0x1a31]        |
| 14. f442 48 0f 42 c1          | 0.50 | -    | -    | - cmovb rax, rcx                 |
| 15. f446 eb 10                | -    | -    | -    | - jmp 0x10                       |
| 16. f448 48 8d 05 16 1a 00 00 | -    | 1.00 | -    | - lea rax, [rip + 0x1a16]        |
| 17. f44f eb 07                | -    | -    | -    | - jmp 0x7                        |
| 18. f451 48 8d 05 16 1a 00 00 | -    | 1.00 | -    | - lea rax, [rip + 0x1a16]        |
| 19. f458 48 89 44 24 f8       | -    | -    | 0.50 | - mov qword ptr [rsp - 0x8], rax |

```
[0] index
[1] mca.address
[2] mca.encoding
[3] mca.resource_pressure // CPU has multiple execution ports / multiple ALUs, multiple FPUs, ...
- ADLPPort
[4] mca.assembly # intel
      00   01   02   03   04   05   06   07   08   09   10   11
```

# timeline & resource-pressure & bottleneck

```
perf::analyzer analyzer{
    perf::mca::assembly,
    perf::mca::timeline,
    perf::mca::resource_pressure,
    perf::mca::bottleneck,
};

// ...

perf::code::label("begin");
while (n--) {
    s *= n;
}
perf::code::label("end");
```

```

for (auto i = 0 ; i < 5; ++i) { // throughput simulation
    analyzer << perf::mca::region{perf::code::labels["begin"], perf::code::labels["end"]};
}
perf::annotate(analyzer[]);

```

| [0]                                 | [1]                | [2]       | [3]                       | [4]                          |
|-------------------------------------|--------------------|-----------|---------------------------|------------------------------|
| 1. sub dword ptr [rsp + 0x6c], 0x1  | DeeeeeeeeeEEER .   | .         | - - - - -                 | 1.00 1.00 1.00 1.00 // i = 0 |
| 2. jb 0x1a                          | D=====eER .        | .         | - - - - -                 | - - - - -                    |
| 3. nop word ptr cs:[rax + rax]      | DeE-----R .        | .         | - - - - -                 | - - - - -                    |
| 4. mov eax, dword ptr [rsp + 0x6c]  | DeeeeeE-----R .    | .         | - - - - -                 | - - - - -                    |
| 5. sub dword ptr [rsp + 0x6c], 0x1  | .DeeeeeeeeeEEER .  | .         | - - - 1.00 1.00 1.00 1.00 | - - - - -                    |
| 6. jae -0xb                         | .D=====eER .       | 1.00      | - - - - -                 | - - - - -                    |
| 7. sub dword ptr [rsp + 0x6c], 0x1  | . DeeeeeeeeeEEER . | .         | - - - - -                 | 1.00 1.00 // i = 1           |
| 8. jb 0x1a                          | . D=====eER .      | .         | - - - - -                 | - - - - -                    |
| 9. nop word ptr cs:[rax + rax]      | . D==eE-----R .    | .         | - - - - -                 | - - - - -                    |
| 10. mov eax, dword ptr [rsp + 0x6c] | DeeeeeE-----R .    | .         | - - - - -                 | - - - - -                    |
| 11. sub dword ptr [rsp + 0x6c], 0x1 | . DeeeeeeeeeEEER . | .         | - 1.00 1.00 - 1.00 1.00   | - - - - -                    |
| 12. jae -0xb                        | . D=====eER .      | 1.00      | - - - - -                 | - - - - -                    |
| 13. sub dword ptr [rsp + 0x6c], 0x1 | . DeeeeeeeeeEEER . | 1.00      | - - - - -                 | - 1.00 // i = 2              |
| 14. jb 0x1a                         | . D=====eER .      | .         | - - - - -                 | - - - - -                    |
| 15. nop word ptr cs:[rax + rax]     | . D==eE-----R .    | .         | - - - - -                 | - - - - -                    |
| 16. mov eax, dword ptr [rsp + 0x6c] | DeeeeeE-----R .    | .         | - - - - -                 | - - - - -                    |
| 17. sub dword ptr [rsp + 0x6c], 0x1 | . DeeeeeeeeeEEER . | .         | - - 1.00 - 1.00 1.00      | - 1.00 -                     |
| 18. jae -0xb                        | . D=====eER .      | 1.00      | - - - - -                 | - - - - -                    |
| 19. sub dword ptr [rsp + 0x6c], 0x1 | . DeeeeeEEER .     | .         | - - - - -                 | 1.00 1.00 1.00 // i = 3      |
| 20. jb 0x1a                         | . D=====eER .      | .         | - - - - -                 | - - - - -                    |
| 21. nop word ptr cs:[rax + rax]     | . D==eE-----R .    | .         | - - - - -                 | - - - - -                    |
| 22. mov eax, dword ptr [rsp + 0x6c] | DeeeeeE-----R .    | .         | - - - - -                 | - - - - -                    |
| 23. sub dword ptr [rsp + 0x6c], 0x1 | . DeeeeeeeeeEEER . | .         | - - 1.00 - 1.00 1.00      | - - - - -                    |
| 24. jae -0xb                        | . D=====eER .      | 1.00      | - - - - -                 | - - - - -                    |
| 25. sub dword ptr [rsp + 0x6c], 0x1 | . DeeeeeeeeeEEER . | .         | - 1.00 - - - -            | 1.00 1.00 1.00 // i = 4      |
| 26. jb 0x1a                         | . D=====eER .      | - - - - - | - - - - -                 | - - - - -                    |
| 27. nop word ptr cs:[rax + rax]     | . D==eE-----R .    | .         | - - - - -                 | - - - - -                    |
| 28. mov eax, dword ptr [rsp + 0x6c] | DeeeeeE-----R .    | .         | - - - - -                 | - - - - -                    |
| 29. sub dword ptr [rsp + 0x6c], 0x1 | . DeeeeeeeeeEEER . | 1.00      | - 1.00 - 1.00 1.00        | - - - - -                    |
| 30. jae -0xb                        | . D=====eER .      | 1.00      | - - - - -                 | - - - - -                    |

| [0] index                 | [4] mca.assembly # intel      | [2] mca.timeline | [3] mca.resource_pressure // execution ports | 00 01 02 03 04 05 06 07 08 09 10 11 |
|---------------------------|-------------------------------|------------------|--|-------------------------------------|
|                           | - 'D': instruction dispatched |                  |  |                                     |
|                           | - 'e': instruction executing  |                  |  |                                     |
|                           | - 'E': instruction executed   |                  |  |                                     |
|                           | - 'R': instruction retired    |                  |  |                                     |
|                           | - '=': instruction waiting    |                  |  |                                     |
|                           | - '-' : instruction executed  |                  |  |                                     |
| [3] mca.resource_pressure |                               |                  |  |                                     |
|                           | - ADLPPort                    |                  |  |                                     |
| [4] mca.bottleneck        |                               |                  |  |                                     |
|                           | - <register>                  |                  |  |                                     |
|                           | - [memory]                    |                  |  |                                     |
|                           | - {resource:probability}      |                  |  |                                     |

## region vs. trace

```
perf::profiler profiler{perf::trace::instructions};
perf::analyzer analyzer{perf::mca::assembly, perf::mca::timeline};

int s{}, i = std::rand();

profiler.start();
perf::code::label("begin");
if (i % 2) {
    a ^= i;
}
a++;
perf::code::label("end");
profiler.stop();
```

```
// region
```

```
analyzer << perf::mca::region{  
    perf::code::labels["begin"],  
    perf::code::labels["end"]  
};  
perf::annotate(analyzer[]);
```

```
[0] [1]
```

```
[2]
```

```
-----  
1. test ptr [rsp + 0x4c], 0x1 DeeeeeeeER .  
2. je 0x8 D=====eER .  
3. mov eax, ptr [rsp + 0x4c] DeeeeE---R .  
4. xor ptr [rsp + 0x6c], eax .DeeeeeeeeeeeeER  
5. inc ptr [rsp + 0x6c] . DeeeeeeeeeeeeER
```

```
[0] index
```

```
[1] mca.assembly # intel  
[2] mca.timeline
```

```
// diff
```

```
// - branches  
// - function calls  
// - code patched code  
// - ...
```

```
// trace
```

```
perf::verify(not (i % 2));  
analyzer << profiler[  
    perf::trace::instructions  
]);  
perf::annotate(analyzer[]);
```

```
[0] [1]
```

```
[2]
```

```
-----  
1. test ptr [rsp + 0x48], 0x1 DeeeeeeeER .  
2. je 0x8 D=====eER .  
3. inc ptr [rsp + 0x4c] .DeeeeeeeeeeeeER
```

```
[0] index
```

```
[1] mca.assembly # intel  
[2] mca.timeline
```

# trace & record & mca

```
perf::profiler profiler{
    perf::trace::instructions, // IPT
    perf::trace::cycles,      // (cyc_thresh)
    perf::record::mem_loads, // PEBS
};

profiler.start();
// ...
profiler.stop();

perf::analyzer analyzer{perf::mca::assembly};
analyzer << profiler[perf::trace::instructions];

perf::annotate(tuple(analyzer[], profiler[]){
    perf::mca::assembly,
    perf::trace::instructions / perf::trace::cycles, // IPC per IP
    perf::record::mem_loads                         // L1d, L2d, L3d, TLBi hit/miss
});
```

## **profiler/analyzer → runner (bench)**

```
int main() {
    perf::runner bench{perf::bench::latency{}};

    bench(fizz_buzz, 15);
    bench(fizz_buzz, 5);
    bench(fizz_buzz, unpredictable<int>);

    // ...
}
```

```
perf::annotate<vsplit>(
    bench[perf::mca::assembly] // region(fn.entry, fn.exit);
);
```

fizz\_buzz(15)/latency:

```
[0] [1]
-----
1. imul eax, edi, 0xeeeeeeef
2. add eax, 0x88888888
3. cmp eax, 0x11111111
4. jb 0x36
5. imul eax, edi, 0xaaaaaaaab
6. add eax, 0x2aaaaaaaaa
7. cmp eax, 0x55555555
8. jb 0x2d
9. imul eax, edi, 0xcccccccd
10. add eax, 0x19999999
11. cmp eax, 0x33333333
12. lea rcx, [rip + 0x14cb]
13. lea rax, [rip + 0x14ce]
14. cmovb rax, rcx
15. jmp 0x10
16. lea rax, [rip + 0x14b3]
17. jmp 0x7
18. lea rax, [rip + 0x14b3]
19. mov qword ptr [rsp - 0x8], rax

[0] index
[1] mca.assembly # intel
```

fizz\_buzz(5)/latency:

```
[0] [1]
-----
1. imul eax, edi, 0xeeeeeeef
2. add eax, 0x88888888
3. cmp eax, 0x11111111
4. jb 0x36
5. imul eax, edi, 0xaaaaaaaab
6. add eax, 0x2aaaaaaaaa
7. cmp eax, 0x55555555
8. jb 0x2d
9. imul eax, edi, 0xcccccccd
10. add eax, 0x19999999
11. cmp eax, 0x33333333
12. lea rcx, [rip + 0x14cb]
13. lea rax, [rip + 0x14ce]
14. cmovb rax, rcx
15. jmp 0x10
16. lea rax, [rip + 0x14b3]
17. jmp 0x7
18. lea rax, [rip + 0x14b3]
19. mov qword ptr [rsp - 0x8], rax

[0] index
[1] mca.assembly # intel
```

fizz\_buzz(unpredictable)/latency:

```
[0] [1]
-----
1. imul eax, edi, 0xeeeeeeef
2. add eax, 0x88888888
3. cmp eax, 0x11111111
4. jb 0x36
5. imul eax, edi, 0xaaaaaaaab
6. add eax, 0x2aaaaaaaaa
7. cmp eax, 0x55555555
8. jb 0x2d
9. imul eax, edi, 0xcccccccd
10. add eax, 0x19999999
11. cmp eax, 0x33333333
12. lea rcx, [rip + 0x14cb]
13. lea rax, [rip + 0x14ce]
14. cmovb rax, rcx
15. jmp 0x10
16. lea rax, [rip + 0x14b3]
17. jmp 0x7
18. lea rax, [rip + 0x14b3]
19. mov qword ptr [rsp - 0x8], rax

[0] index
[1] mca.assembly # intel
```

```
perf::annotate<vsplit>(
    bench[perf::mca::assembly] | filter(perf::trace::instructions) // trace
);
```

fizz\_buzz(15)/latency:

```
[0] [1]
-----
1. imul eax, edi, 0xeeeeeeef
2. add eax, 0x88888888
3. cmp eax, 0x11111111
4. jb 0x36
5. lea rax, [rip + 0x1397]
6. jmp 0x7
7. mov qword ptr [rsp - 0x8], rax
```

fizz\_buzz(5)/latency:

```
[0] [1]
-----
1. imul eax, edi, 0xeeeeeeef
2. add eax, 0x88888888
3. cmp eax, 0x11111111
4. jb 0x36
5. imul eax, edi, 0xaaaaaaaab
6. add eax, 0x2aaaaaaaa
7. cmp eax, 0x55555555
8. jb 0x2d
9. imul eax, edi, 0xcccccccd
10. add eax, 0x19999999
11. cmp eax, 0x33333333
12. lea rcx, [rip + 0x13af]
13. lea rax, [rip + 0x13b2]
14. cmovb rax, rcx
15. jmp 0x10
16. mov qword ptr [rsp - 0x8], rax
```

```
[0] index
[1] mca.assembly # intel
```

fizz\_buzz(unpredictable)/latency:

```
[0] [1]
-----
1. imul eax, edi, 0xeeeeeeef
2. add eax, 0x88888888
3. cmp eax, 0x11111111
4. jb 0x36
5. imul eax, edi, 0xaaaaaaaab
6. add eax, 0x2aaaaaaaa
7. cmp eax, 0x55555555
8. jb 0x2d
9. imul eax, edi, 0xcccccccd
10. add eax, 0x19999999
11. cmp eax, 0x33333333
12. lea rcx, [rip + 0x13af]
13. lea rax, [rip + 0x13b2]
14. cmovb rax, rcx
15. jmp 0x10
16. lea rax, [rip + 0x1397]
17. jmp 0x7
18. lea rax, [rip + 0x1397]
19. mov qword ptr [rsp - 0x8], rax
```

```
[0] index
[1] mca.assembly # intel
```

```

perf::annotate<vsplit>(
    bench[perf::mca::timeline] | filter(perf::trace::instructions)
);

```

|                               |                               |                                   |
|-------------------------------|-------------------------------|-----------------------------------|
| fizz_buzz(15)/latency:        | fizz_buzz(5)/latency:         | fizz_buzz(unpredictable)/latency: |
| [0] [1]                       | [0] [1]                       | [0] [1]                           |
| -----                         | -----                         | -----                             |
| 1. DeeeER .                   | 1. DeeeER . .                 | 1. DeeeER . . .                   |
| 2. D==eER .                   | 2. D==eER . .                 | 2. D==eER . . .                   |
| 3. D====eER .                 | 3. D====eER . .               | 3. D====eER . . .                 |
| 4. D=====eER .                | 4. D=====eER . .              | 4. D=====eER . . .                |
| 5. D=eE---R .                 | 5. D=eeeE--R . .              | 5. D=eeeE--R . . .                |
| 6. D-----R .                  | 6. D=====eE-R . .             | 6. D=====eE-R . . .               |
| 7. .D=eeeeeeeeeeeER           | 7. .D=====eER . .             | 7. .D=====eER . . .               |
|                               | 8. .D=====eER . .             | 8. .D=====eER . . .               |
|                               | 9. .D=eeeE--R . .             | 9. .D=eeeE--R . . .               |
|                               | 10. .D=====eE-R . .           | 10. .D=====eE-R . . .             |
|                               | 11. .D=====eER . .            | 11. .D=====eER . . .              |
|                               | 12. .D==eE---R . .            | 12. .D==eE---R . . .              |
|                               | 13. . D==eE--R . .            | 13. . D==eE--R . . .              |
|                               | 14. . D=====eER . .           | 14. . D=====eER . . .             |
|                               | 15. . D-----R . .             | 15. . D-----R . . .               |
|                               | 16. . D=====eeeeeeeeeeeER     | 16. . D=====eeeeeeeeeeeER         |
|                               |                               | 17. . D-----R . . .               |
|                               |                               | 18. . D=====eE-R . . .            |
|                               |                               | 19. . D=====eeeeeeeeeeeER         |
| [0] index                     | [0] index                     | [0] index                         |
| [1] mca.timeline              | [1] mca.timeline              | [1] mca.timeline                  |
| - 'D': instruction dispatched | - 'D': instruction dispatched | - 'D': instruction dispatched     |
| - 'e': instruction executing  | - 'e': instruction executing  | - 'e': instruction executing      |
| - 'E': instruction executed   | - 'E': instruction executed   | - 'E': instruction executed       |
| - 'R': instruction retired    | - 'R': instruction retired    | - 'R': instruction retired        |
| - '=': instruction waiting    | - '=': instruction waiting    | - '=': instruction waiting        |
| - '-'': instruction executed  | - '-'': instruction executed  | - '-'': instruction executed      |

```

perf::annotate<vsplit>(bench[
    perf::mca::assembly,
    perf::record::branch_misses / perf::record::branches,
    perf::record::mem_loads,
] | filter(perf::trace::instructions));


```

| fizz_buzz(15)/latency:                   |     |  |     | fizz_buzz(5)/latency:                    |     |   |     | fizz_buzz(unpredictable)/latency:         |     |   |     |
|--|-----|--|-----|--|-----|---|-----|---|-----|---|-----|
| [0]                                      | [1] | [2]                                      | [3] | [0]                                      | [1] | [2]                                       | [3] | [0]                                       | [1] | [2]                                       | [3] |
| 1. imul eax, edi, 0xeeeeeeef             |     | 1. imul eax, edi, 0xeeeeeeef             |     | 1. imul eax, edi, 0xeeeeeeef             |     | 1. imul eax, edi, 0xeeeeeeef              |     | 1. imul eax, edi, 0xeeeeeeef              |     | 1. imul eax, edi, 0xeeeeeeef              |     |
| 2. add eax, 0x88888888                   |     | 2. add eax, 0x88888888                   |     | 2. add eax, 0x88888888                   |     | 2. add eax, 0x88888888                    |     | 2. add eax, 0x88888888                    |     | 2. add eax, 0x88888888                    |     |
| 3. cmp eax, 0x11111111                   |     | 3. cmp eax, 0x11111111                   |     | 3. cmp eax, 0x11111111                   |     | 3. cmp eax, 0x11111111                    |     | 3. cmp eax, 0x11111111                    |     | 3. cmp eax, 0x11111111                    |     |
| 4. jb 0x36                               | 0%  | 4. jb 0x36                               |     | 4. jb 0x36                               |     | 4. jb 0x36                                |     | 4. jb 0x36                                |     | 4. jb 0x36                                | 32% |
| 5. lea rax, [rip + 0x1397]               | L1d | 5. imul eax, edi, 0aaaaaaaaab            |     | 5. imul eax, edi, 0aaaaaaaaab            |     | 5. imul eax, edi, 0aaaaaaaaab             |     | 5. imul eax, edi, 0aaaaaaaaab             |     | 5. imul eax, edi, 0aaaaaaaaab             |     |
| 6. jmp 0x7                               | 0%  | 6. add eax, 0x2aaaaaaaaa                 |     | 6. add eax, 0x2aaaaaaaaa                 |     | 6. add eax, 0x2aaaaaaaaa                  |     | 6. add eax, 0x2aaaaaaaaa                  |     | 6. add eax, 0x2aaaaaaaaa                  |     |
| 7. mov qword ptr [rsp - 0x8], rax        | L1d | 7. cmp eax, 0x55555555                   |     | 7. cmp eax, 0x55555555                   |     | 7. cmp eax, 0x55555555                    |     | 7. cmp eax, 0x55555555                    |     | 7. cmp eax, 0x55555555                    |     |
|  |     | 8. jb 0x2d                               |     | 8. jb 0x2d                               |     | 8. jb 0x2d                                |     | 8. jb 0x2d                                |     | 8. jb 0x2d                                | 28% |
|  |     | 9. imul eax, edi, 0xcccccccd             |     | 9. imul eax, edi, 0xcccccccd             |     | 9. imul eax, edi, 0xcccccccd              |     | 9. imul eax, edi, 0xcccccccd              |     | 9. imul eax, edi, 0xcccccccd              |     |
|  |     | 10. add eax, 0x19999999                  |     | 10. add eax, 0x19999999                  |     | 10. add eax, 0x19999999                   |     | 10. add eax, 0x19999999                   |     | 10. add eax, 0x19999999                   |     |
|  |     | 11. cmp eax, 0x33333333                  |     | 11. cmp eax, 0x33333333                  |     | 11. cmp eax, 0x33333333                   |     | 11. cmp eax, 0x33333333                   |     | 11. cmp eax, 0x33333333                   |     |
|  |     | 12. lea rcx, [rip + 0x13af]              |     | 12. lea rcx, [rip + 0x13af]              | L1d | 12. lea rcx, [rip + 0x13af]               |     | 12. lea rcx, [rip + 0x13af]               | L1d | 12. lea rcx, [rip + 0x13af]               | L1d |
|  |     | 13. lea rax, [rip + 0x13b2]              |     | 13. lea rax, [rip + 0x13b2]              | L1d | 13. lea rax, [rip + 0x13b2]               |     | 13. lea rax, [rip + 0x13b2]               | L1d | 13. lea rax, [rip + 0x13b2]               | L1d |
|  |     | 14. cmovb rax, rcx                       |     | 14. cmovb rax, rcx                       |     | 14. cmovb rax, rcx /* conditional move */ |     | 14. cmovb rax, rcx /* conditional move */ |     | 14. cmovb rax, rcx /* conditional move */ |     |
|  |     | 15. jmp 0x10                             | 0%  | 15. jmp 0x10                             |     | 15. jmp 0x10                              | 0%  | 15. jmp 0x10                              |     | 15. jmp 0x10                              | 0%  |
|  |     | 16. mov qword ptr [rsp - 0x8], rax       | L1d | 16. mov qword ptr [rsp - 0x8], rax       | L1d | 16. lea rax, [rip + 0x1397]               |     | 16. lea rax, [rip + 0x1397]               |     | 16. lea rax, [rip + 0x1397]               |     |
|  |     |  |     |  |     | 17. jmp 0x7                               | 0%  | 17. jmp 0x7                               | 0%  | 17. jmp 0x7                               | 0%  |
|  |     |  |     |  |     | 18. lea rax, [rip + 0x1397]               |     | 18. lea rax, [rip + 0x1397]               |     | 18. lea rax, [rip + 0x1397]               |     |
|  |     |  |     |  |     | 19. mov qword ptr [rsp - 0x8], rax        | L1d | 19. mov qword ptr [rsp - 0x8], rax        | L1d | 19. mov qword ptr [rsp - 0x8], rax        | L1d |
| [0] index                                |     | [0] index                                |     | [0] index                                |     | [0] index                                 |     | [0] index                                 |     | [0] index                                 |     |
| [1] mca.assembly # intel                 |     | [1] mca.assembly # intel                 |     | [1] mca.assembly # intel                 |     | [1] mca.assembly # intel                  |     | [1] mca.assembly # intel                  |     | [1] mca.assembly # intel                  |     |
| [2] record.branch_misses/record.branches |     | [2] record.branch_misses/record.branches |     | [2] record.branch_misses/record.branches |     | [2] record.branch_misses/record.branches  |     | [2] record.branch_misses/record.branches  |     | [2] record.branch_misses/record.branches  |     |
| [3] record.mem_loads                     |     |  |     |  |     |   |     |   |     |   |     |
| - 'hit': L1d, L2d, L3d, RAM              |     |  |     |  |     |   |     |   |     |   |     |

```
// perf::trace::instructions / perf::trace::cycles, // IPC # cyc_thresh
```

```
perf::plot::flowgraph(  
    bench[perf::mca::assembly]  
);
```



```
// basic block - is a straight-line sequence of instructions  
// with a single entry point and a single exit point
```

```
perf::plot::flamegraph(bench[perf::record::cycles]); // LBR
perf::plot::flamegraph(bench[perf::record::branch_misses]); // LBR
// ...
```



```
# sampling (freq/period) | call-stack (LBR) | count
main;parse;tokenize 5
main;parse;analyze 3
main;render 7
```

// <https://github.com/brendangregg/FlameGraph>

# [4] The Chaos

```
// Establishing the baseline  
// Reducing overall instruction count  
// Increasing {instructions,μops} per cycle  
// Top down Microarchitecture Analysis Method
```

# Baseline

```
int main() {
    perf::runner bench{perf::bench::latency{}};

    bench(baseline(fizz_buzz), unpredictable<int>);
    bench(fizz_buzz_fast_mod, unpredictable<int>);
    bench(fizz_buzz_lut,       unpredictable<int>);

    auto ops = perf::bench::operations;

    perf::report(bench[perf::stat::tsc / ops], p50, p99);
    perf::plot::ecdf(bench[perf::stat::tsc / ops]);
}
```


| benchmark                                 | [1]          | [2]          |
|---|--------------|--------------|
| fiz_buzz(unpredictable)/latency[*]        | (1.00x) 8.16 | (1.00x) 9.19 |
| fizz_buzz_fast_mod(unpredictable)/latency | (1.45x) 5.64 | (1.50x) 6.13 |
| fizz_buzz_lut(unpredictable)/latency      | (0.89x) 9.15 | (1.00x) 9.22 |

[\*] baseline

(0) speedup(slowest:1.00x) // against the baseline

[1] p50((stat.tsc[ns]/bench.operations))

[2] p99((stat.tsc[ns]/bench.operations))




Modern CPUs are primarily bottlenecked by

- Instruction supply
- Data access
- Branch prediction

Approaches

- Reducing overall instruction count
  - perf::stat::instructions
  - perf::record::instructions
  - perf::trace::instructions
- Increasing instruction per cycle (ipc) |  $\mu$ ops per cycle (upc)
  - perf::stat::ipc # stat::instructions / stat::cycles
  - perf::record::ipc # record::instructions / record::cycles
  - perf::trace::ipc # trace::instructions / trace::cycles
- Top down Microarchitecture Analysis Method
  - ...

# Top down Microarchitecture Analysis Method



| [Level] | Category        | Desktop | Server | HPC    |
|---------|-----------------|---------|--------|--------|
| [1]     | Retiring        | 20-50%  | 10-30% | 30-70% |
| [1]     | Bad Speculation | 05-10%  | 05-10% | 01-05% |
| [1]     | Front-End Bound | 05-10%  | 10-25% | 05-10% |
| [1]     | Back-End Bound  | 20-40%  | 20-60% | 20-40% |

// Measuring Workloads With TopLev # <https://github.com/andikleen/pmu-tools/wiki/toplev-manual>

# Top down Microarchitecture Analysis Method

- └ [1] Retiring
- └ [1] Bad Speculation
- └ [1] Front-End Bound
- └ [1] Back-End Bound

# Top down Microarchitecture Analysis Method

- [1] Retiring
  - | - [2] Light μops
  - | - [2] Complex μops
- [1] Bad Speculation
  - | - [2] Branch Mispredictions
  - | - [2] Machine Clears
- [1] Front-End Bound
  - | - [2] Front-End Latency
  - | - [2] Front-End Bandwidth
- [1] Back-End Bound
  - | - [2] Core Bound
  - | - [2] Memory Bound

# Top down Microarchitecture Analysis Method

- [1] Retiring
  - | - [2] Light µops
  - | - [2] Complex µops
- [1] Bad Speculation
  - | - [2] Branch Mispredictions
  - | - [2] Machine Clears
- [1] Front-End Bound
  - | - [2] Front-End Latency
    - | - [3] L1i Misses
    - | - [3] TLBi Misses
    - | - [3] Branch Resteers
  - | - [2] Front-End Bandwidth
- [1] Back-End Bound
  - | - [2] Core Bound
    - | - [3] Execution ports utilization
    - | - [3] Divider
  - | - [2] Memory Bound
    - | - [3] L1d Bound
    - | - [3] L2d Bound
    - | - [3] L3d Bound
    - | - [3] DRAM Bound

# Top down Microarchitecture Analysis Method

```
int main() {
    perf::runner bench{perf::bench::latency{}};

    bench(fizz_buzz, sequence<int>{0, 1, 5, 3, 15, 0});
    bench(fizz_buzz, range<int>{.start = 0, .stop = 15});
    bench(fizz_buzz, unpredictable<int>);


    perf::report(bench[
        perf::stat::retiring,
        perf::stat::bad_speculation,
        perf::stat::frontend_bound,
        perf::stat::backend_bound
    ], median);

    perf::plot::bar(bench[
        perf::stat::branch_misses / perf::stat::branches, // branch_miss_rate
        perf::stat::instructions / perf::stat::cycles // ipc
    ]);
}
```

| benchmark                                 | [1]  | [2]  | [3]  | [4]  |
|---|------|------|------|------|
| fizz_buzz(sequence{0,1,5,3,15,0})/latency | 0.65 | 0.00 | 0.00 | 0.45 |
| fizz_buzz(range{0,15,1})/latency          | 0.64 | 0.00 | 0.00 | 0.46 |
| fizz_buzz(unpredictable)/latency          | 0.12 | 0.38 | 0.14 | 0.36 |

(0) speedup(slowest:1.00x)

- [1] median((stat.top\_down.retiring/stat.slots))
- [2] median((stat.top\_down.bad\_speculation/stat.slots))
- [3] median((stat.top\_down.fronted\_bound/stat.slots))
- [4] median((stat.top\_down.backend\_bound/stat.slots))



```
// Retiring -> ILP, SWAR, SIMD
auto ipc = instructions / cycles;
auto cpi = cycles / instructions;
using mca::timeline;

// Bad Speculation -> branchless (cmov), CTE
auto branch_miss_rate = branch_misses / branches;
using perf::trace::cycles;

// Front-End Bound -> hot/cold path, unroll, TMP
auto stalled_cycles_frontend_rate = stalled_cycles_frontend / cycles;
auto l1i_miss_rate = l1i_load_misses / l1i_loads;
auto tlbi_miss_rate = tlbi_load_misses / tlbi_loads;

// Back-End Bound -> align, prefetch, DOD, LUT, SWAR
auto l1d_cache_miss_rate = l1d_cache_load_misses / l1d_cache_loads;
auto llc_miss_rate = llc_loads_misses / llc_loads
using mca::resource_pressure;
using mca::timeline;
using mca::bottleneck;
```

# [5] The Illusion

```
// Verification  
// Testing  
// Validation
```


# Verification

```
int main() {
    perf::runner bench{perf::bench::latency{}};

    auto sort = []<auto cfg>(std::vector<int>& v) {
        std::ranges::sort(v);
        if constexpr (cfg.debug) { // not measured
            perf::verify(is_sorted(v));
        }
    };

    for (auto i = 1; i <= 1024; i *= 2) {
        bench(sort, unpredictable<int> | to<std::vector>(i));
    }

    perf::plot::errorbar(bench[perf::stat::tsc / perf::bench::operations]);
}
```



# Testing

```
template<auto Begin = +[]{}, auto End = +[]{}>
auto disassemble = [](auto fn, auto... ts) {
    auto invoke = [&] {
        perf::code::label(Begin);
        perf::prevent_elision(fn(ts...));
        perf::code::label(End);
    };
    perf::prevent_elision(
        &decltype(invoke)::operator()
    );
    analyzer << perf::mca::region{
        perf::code::labels[Begin],
        perf::code::labels[End],
    };
    return analyzer[];
};

auto analyze = [](auto fn, auto... ts) {
    perf::profiler profiler{perf::trace::instructions};
    perf::analyzer analyzer{perf::mca::timeline};
    profiler.start();
    perf::prevent_elision(fn(ts...));
    profiler.stop();
    analyzer << profiler[perf::trace::instructions];
    return analyzer[];
};
```

```
"disassemble"_test = [] {
    const auto& instructions = disassemble(fizz_buzz, int{});
    perf::verify(19u == instructions.size());
    perf::verify("imul" == instructions[0].mnemonic);
    perf::verify("add" == instructions[1].mnemonic);
    perf::verify("cmp" == instructions[2].mnemonic);
    // ...
    perf::verify("mov" == instructions[18].mnemonic);
};
```

```
"trace"_test = [] {
    const auto& instructions = trace(fizz_buzz, 15);

    perf::verify(7u == instructions.size());
    perf::verify("imul" == instructions[0].mnemonic);
    perf::verify("add" == instructions[1].mnemonic);
    perf::verify("cmp" == instructions[2].mnemonic);
    perf::verify("jb" == instructions[3].mnemonic);
    perf::verify("lea" == instructions[4].mnemonic);
    perf::verify("jmp" == instructions[5].mnemonic);
    perf::verify("mov" == instructions[6].mnemonic);
};
```

```
"?optimized"_test = [] {
    auto ub  = [](int x) { return x + 1 > x; }; // undefined behavior
    auto opt = [](int x) { return true; };         // expected optimization

    perf::verify(disassemble(ub, int{}) ==
                 disassemble(opt, int{}));

    perf::verify(trace(ub, numeric_limits<int>::min()) ==
                 trace(opt, numeric_limits<int>::min()));

    perf::verify(trace(ub, numeric_limits<int>::max()) ==
                 trace(opt, numeric_limits<int>::max()));
};


};
```

```
"analyze"_test = [] {
    const auto& timeline = analyze(fizz_buzz, 15);

    perf::verify(7u == timeline.size());
    perf::verify(6u == timeline[0].dispatch_width);
    perf::verify(0u == timeline[0].cycle_ready);
    perf::verify(1u == timeline[0].cycle_issued);
    perf::verify(6u == timeline[0].cycle_executed);
    perf::verify(7u == timeline[0].cycle_retired);
    // ...
};
```

# Validation


```
# The Noise / The Bias  
# Production-like environment (end-to-end)  
# Validate findings / correlation  
  
.app --profile ...
```



# Validation

```
# The Noise / The Bias  
# Production-like environment (end-to-end)  
# Validate findings / correlation  
  
.app --profile ...
```

"benchmarks slower, app faster" - next steps?



# Performance Is Not a Number!

- └ [0] Always measure
  - Avoiding Microbenchmarking Pitfalls
    - ├ [1] The Noise // → Tuning
    - ├ [2] The Bias // → Modelling
    - ├ [3] The Faith // → Understanding
    - ├ [4] The Chaos // → Structuring
    - └ [5] The Illusion // → Validating
  - ...
    - ...

# <https://github.com/qlibs/perf#studies>


```
user@perf:~$ ./fizz_buzz | export.sh html | gh gist create --public # markdown, notebook
```



```
// "Code can tell you what works, not what doesn't"
```

# Citadel Securities

<https://citadelsecurities.com/careers/engineering>



Come visit our booth or scan the QR code  
to learn more!

# Further reading

- Intel - <https://www.intel.com/content/www/us/en/developer/articles/technical/intel-sdm.html>
  - AMD - [https://docs.amd.com/v/u/en-US/40332-PUB\\_4.08](https://docs.amd.com/v/u/en-US/40332-PUB_4.08)
  - ARM - <https://developer.arm.com/documentation/ddi0487/latest>
  - Apple - <https://developer.apple.com/documentation/apple-silicon/cpu-optimization-guide>
- 
- Resources - <https://github.com/qlibs/perf#resources>
  - Studies - <https://github.com/qlibs/perf#studies>