# Lecture 30 - Paging and Page Faults

CprE 308

March 27, 2015



**Paging** 



#### Review: Scenario

#### Ideal World (for the programmer)

- I'm the only process in the world
- I have more memory than I need at my disposal

#### Real World


- Many processes in the system
- Not enough memory for them all
- Not all processes play nicely



### Review: Goal of Memory Management

- Present the ideal world view to the programmer, yet implement it on a real system
- Add memory protections without getting in the way of the programmer

### Review: Virtual Memory





#### Structuring Virtual Memory

- Paging
  - Divides the address space into fixed-sized pages
  - Reduces fragmentation, increases efficiency
- Segmentation
  - Divides the address space into variable-sized segments
  - Enables memory protections (Example: data, code, uninitialized, shared memory, etc.)
- Modern OS's use a mixture of both schemes (paged segmentation)



#### Typical Page Table Entry




Figure 2: Page Table Entry Fields

### Paging Example

- Consider a virtual memory system with two processes
  - Let the physical memory consist of 24 words and the page frame size of four words
  - Process 1 consists of 16 words (a through p)
  - Process 2 consists of 12 words (A through L)

### Paging Example (Process 1 Virtual Memory)

#### Process 1 Virtual Memory

Virtual Address	Memory Contents
0	a
1	b
2	С
3	d
4	e
5	f
6	g
7	h
8	i
9	j
10	k
11	1
12	m
13	n
14	0
15	р

#### Process 1 Page Table

Virtual Page	Physical Page
0	2
1	1
2	invalid
3	4

#### Paging Example (Process 1 Virtual Memory)

#### Process 1 Virtual Memory

Virtual Page	Virtual Address	Memory Contents
	0	a
0	1	b
U	2	С
	3	d
	4	е
1	5	f
1	6	g
	7	h
	8	i
2	9	j
2	10	k
	11	I
	12	m
3	13	n
3	14	О
	15	р

#### Process 1 Page Table

Virtual Page	Physical Page	
0	2	
1	1	
2	invalid	
3	4	
3	4	

### Paging Example (Process 2 Virtual Memory)

#### Process 2 Virtual Memory

Virtual Address	Memory Contents
0	А
1	В
2	С
3	D
4	E
5	F
6	G
7	Н
8	1
9	J
10	K
11	L

#### Process 2 Page Table

Virtual Page	Physical Page
0	3
1	0
2	5

Figure 5: Process 2 Virtual Memory



### Paging Example (Process 2 Virtual Memory)

#### **Process 2 Virtual Memory**

Virtual Page	Virtual Address	Memory Contents
0	0	А
	1	В
	2	С
	3	D
	4	E
1	5	F
1	6	G
	7	Н
	8	1
2	9	J
2	10	К
	11	L

#### Process 2 Page Table

Virtual Page	Physical Page
0	3
1	0
2	5

Figure 6: Process 2 Virtual Memory



Process 1 Virtual Memory

1 100000 1 VIII dal Montory		
Virtual Page	Virtual Address	Memory Contents
0	0	a
	1	b
	2	С
	3	d
	4	e
	5	f
1	6	g
	7	h
	8	i
2	9	j
2	10	k
	11	1
	12	m
2	13	n
3	14	0
	15	р

Process 2 Virtual Memory

Virtual Page	Virtual Address	Memory Content
	0	A
0	1	В
U	2	С
	3	D
	4	E
1	5	F
1	6	G
	7	н
	8	1
2	9	J
2	10	K
	11	L

Process 1 Page Table

~		
	Virtual Page	Physical Page
	0	2
	1	1
	2	invalid
	3	4

Process 2 Page Table

Virtual Page	Physical Page
0	3
1	0
2	5

Physical Memory

1 Trysical Memory		
Physical Page	Physical Address	Memory Contents
0	0	
	1	
	2	
	3	
	4	
1	5	
1	6	
	7	
	8	
2	9	
2	10	
	11	
	12	
3	13	
3	14	
	15	
	16	
4	17	
-	18	
	19	
	20	
5	21	
,	22	
	23	



Process 1 Virtual Memory

1 100000 1 VIII dal IVIOI lory		
Virtual Page	Virtual Address	Memory Contents
	0	a
	1	b
0	2	с
	3	d
	4	e
1	5	f
1	6	g
	7	h
	8	i
2	9	j
2	10	k
	11	1
	12	m
3	13	n
	14	0
	15	р

Physical Page

invalid

Process 2 Virtual Memory

Virtual Page	Virtual Address	Memory Content
0	0	А
	1	В
	2	С
	3	D
	4	E
1	5	F
1	6	G
	7	Н
	8	1
2	9	1
	10	К
	11	L

Process 2 Page Table

Virtual Page	Physical Page
0	3
1	0
2	5

Physical Memory

Filysical Memory		
Physical Page	Physical Address	Memory Contents
0	0	E
	1	F
	2	G
	3	н
	4	
1	5	
1	6	
	7	
	8	
2	9	
2	10	
	11	
	12	
3	13	
3	14	
	15	
	16	
4	17	
*	18	
	19	
	20	
5	21	
5	22	
	23	



Process 1 Page Table

Virtual Page

Process 1 Virtual Memory

		,
Virtual Page	Virtual Address	Memory Content
	0	a
	1	b
0	2	с
	3	d
	4	e
	5	f
1	6	g
	7	h
	8	i i
2	9	j
2	10	k
	11	1
	12	m
3	13	n
	14	0
	15	р

Physical Page

invalid

Process 2 Virtual Memory

/irtual Page	Virtual Address	Memory Content
0	0	A
	1	В
	2	С
	3	D
	4	E
1	5	F
1	6	G
	7	н
2	8	1
	9	J
	10	К
	11	L

Process 2 Page Table

Physical Page
3
0
5

Physical Memory

Filysical Memory		
Physical Page	Physical Address	Memory Contents
0	0	E
	1	F
U	2	G
	3	н
	4	e
1	5	f
1	6	g
	7	h
	8	
2	9	
2	10	
	11	
	12	
3	13	
3	14	
	15	
	16	
4	17	
-	18	
	19	
	20	
5	21	
3	22	
	23	



Process 1 Page Table

Virtual Page

Process 1 Virtual Memory

Virtual Page	Virtual Address	Memory Contents
	0	a
	1	b
0	2	С
	3	d
	4	e
	5	f
1	6	g
	7	h
	8	i
	9	j
2	10	k
	11	1
3	12	m
	13	n
	14	0
	15	р

Process 2 Virtual Memory

/irtual Page	Virtual Address	Memory Content
0	0	Α
	1	В
	2	С
	3	D
	4	E
1	5	F
1	6	G
	7	н
2	8	1
	9	J
	10	К
	11	L

Physical Memory		
Physical Page	Physical Address	Memory Contents
0	0	E
	1	F
	2	G
	3	н
	4	e
1	5	f
1	6	g
	7	h
	8	a
2	9	b
2	10	c
	11	d
	12	
3	13	
,	14	
	15	
	16	
4	17	
4	18	
	19	
	20	
5	21	
,	22	
	23	

Process 1 Page Table

Virtual Page	Physical Page
0	2
1	1
2	invalid
3	4

Process 2 Page Table

Virtual Page	Physical Page
0	3
1	0
2	5

Process 1 Virtual Memory

1 100033 1 VIIItual Melliory		
Virtual Page	Virtual Address	Memory Contents
	0	a
0	1	b
U	2	с
	3	d
	4	e
1	5	f
1	6	g
	7	h
	8	i
2	9	j
2	10	k
	11	1
	12	m
3	13	n
3	14	0
	15	р

Process 2 Virtual Memory

<del>-</del>		
Virtual Page	Virtual Address	Memory Content
	0	A
	1	В
0	2	С
	3	D
	4	E
1	5	F
1	6	G
	7	Н
	8	1
2	9	J
2	10	К
	11	L

	2	
	3	
	4	
	5	
1	6	
	7	
	8	
2	9	
2	10	
	11	
	12	
3	13	
3	14	
	15	
	16	
4	17	
+	18	
	10	

21

Physical Page | Physical Address | Memory Contents

Physical Memory

Process 1 Page Table

	Virtual Page	Physical Page
	0	2
	1	1
	2	invalid
	3	4

Process 2 Page Table

Virtual Page	Physical Page
0	3
1	0
2	5

イロト 不倒り イヨト イヨト

Process 1 Virtual Memory

1 100000 1 VII taal Wolflory		
Virtual Page	Virtual Address	Memory Content
	0	a
	1	b
0	2	с
	3	d
	4	e
1	5	f
1	6	g
	7	h
	8	i
2	9	j
2	10	k
	11	1
	12	m
3	13	n
3	14	o
	15	р

Physical Page

invalid

Process 2 Virtual Memory

Virtual Page	Virtual Address	Memory Content
	0	A
	1	В
0	2	С
	3	D
	4	E
	5	F
1	6	G
	7	н
	8	1
	9	J
2	10	К
	11	L

Process 2 Page Table

Virtual Page	Physical Page	
0	3	
1	0	
2	5	

Physical Memory

Physical Memory		
Physical Page	Physical Address	Memory Contents
	0	E
0	1	F
·	2	G
	3	н
	4	e
1	5	f
1	6	g
	7	h
	8	a
2	9	b
2	10	с
	11	d
	12	A
3	13	В
	14	С
	15	D
	16	m
4	17	n
4	18	0
	19	р
	20	
-	21	
5	22	
	23	



Process 1 Page Table

Virtual Page

Process 1 Virtual Memory

1 100000 1 VIII dai Moniory		
Virtual Page	Virtual Address	Memory Content
	0	a
	1	b
0	2	с
	3	d
	4	e
1	5	f
1	6	g
	7	h
	8	i
2	9	j
2	10	k
	11	1
	12	m
3	13	n
3	14	0
	15	р

Process 2 Virtual Memory

Virtual Page	Virtual Address	Memory Content
	0	A
0	1	В
U	2	С
	3	D
	4	E
	5	F
1	6	G
	7	Н
2	8	1
	9	J
	10	К
	11	L

Dhysical Mamory

Physical Memory		
Physical Page	Physical Address	Memory Contents
	0	E
0	1	F
0	2	G
	3	н
	4	e
1	5	f
1	6	g
	7	h
	8	a
2	9	b
2	10	с
	11	d
	12	A
3	13	В
3	14	С
	15	D
	16	m
4	17	n
	18	0
	19	p
5	20	1
	21	J
	22	К
	23	L

Process 1 Page Table

	Virtual Page	Physical Page
	0	2
	1	1
	2	invalid
	3	4

Process 2 Page Table

Virtual Page	Physical Page
0	3
1	0
2	5

■ Suppose process 1 is running and it tries to access the contents of the virtual address **15**, what is the result?



Process 1 Virtual Memory

1 100000 1 VII taal Wolffor		
Virtual Page	Virtual Address	Memory Content
	0	a
	1	b
0	2	с
	3	d
	4	e
1	5	f
1	6	g
	7	h
	8	i
2	9	j
2	10	k
	11	1
	12	m
3	13	n
	14	o
	15	р

Process 2 Virtual Memory

Virtual Page	Virtual Address	Memory Content
	0	Α
0	1	В
U	2	С
	3	D
	4	E
1	5	F
1	6	G
	7	Н
2	8	1
	9	J
	10	К
	11	L

Virtual Page	Physical Page
0	2
1	1
2	invalid
3	4

 Process 2 Page Table

 Virtual Page
 Physical Page

 0
 3

 1
 0

 2
 5

Physical Memory

Physical Page   Physical Address   Memory Contents	Physical Memory		
0	Physical Page	Physical Address	Memory Contents
0 2 G 3 H 4 e 1 5 f 6 g 7 h 8 a a 9 b 10 c 11 d 12 A 3 13 B 14 C 15 D 16 m 17 n 18 o 19 p 20 i 19 p 20 i 5 22 K		0	E
2 G 3 H 4 e 5 f 6 g 7 h 8 a 2 9 b 10 c 11 d 12 A 3 13 B 14 C 15 D 16 m 17 n 18 o 19 p 20 i 19 p 20 i 5 22 K	0	1	F
1 6 8 8 a 9 b 6 10 c 111 d 12 A 13 B 14 C 15 D 16 m 17 n 18 0 19 p 20 1 1 5 22 K	U	2	G
1 5 6 8 7 h 7 h 8 a a 9 b 10 c 111 d d 12 A 13 B 14 C 15 D 16 m 17 n 18 0 19 p 20 1 5 22 K		3	н
1 6 8 7 h 8 a a 9 b 100 c 111 d 12 A 13 8 14 C 15 D 16 m 17 n 18 0 19 p 20 1 19 p 20 1 5 22 K		4	e
6 g 7 h 8 a 9 b 10 c 11 d 12 A 13 B 14 C 15 D 16 m 17 n 18 o 19 p 20 I 5 22 K		5	f
8 a 9 b 10 c 111 d 12 A 13 B 14 C 15 D 16 m 17 n 18 0 19 p 20 I 15 22 K	1	6	g
2 9 b 10 c 110 d 11 d 12 A 13 B 14 C 15 D 16 m 17 n 18 0 19 p 20 1 5 22 K		7	h
2 10 c 111 d 122 A 133 B 144 C 155 D 166 m 177 n 188 o 199 p 200 i 155 222 K		8	a
10 c 11 d 12 A 13 8 14 C 15 D 16 m 17 n 18 0 19 p 20 1 5 22 K	2	9	b
12 A 13 B 14 C 15 D 16 m 17 n 18 0 19 p 20 I 5 22 K	2	10	с
3 13 B 14 C 15 D 16 m 17 n 18 o 19 p 20 i 5 21 J		11	d
3 14 C 15 D 16 m 17 n 18 o 19 P 20 I 5 22 K		12	A
14 C 15 D 16 m 17 n 18 o 19 p 20 i 21 J 5 22 K	2	13	В
16 m 17 n 18 o 19 p 20 i 21 J 5 22 K	3	14	С
4 17 n 18 o 19 p 20 I 5 21 J 5 22 K		15	D
4 18 0 19 p 20 I 5 22 K		16	m
18 o 19 p 20 I 21 J 5 22 K		17	n
20 I J J 22 K	4	18	0
5 21 J 22 K		19	р
5 22 K		20	1
22 K	5	21	J
23 L		22	К
		23	L



Process 1 Page Table

- Suppose process 1 is running and it tries to access the contents of the virtual address 15, what is the result?
  - Virtual address 15 is in process 1's virtual page 3. According to the page table for process 1, the virtual page 3 is paged in physical memory as page 4, which means the value p will be immediately fetched from memory.

■ Suppose process 1 is running and it tries to access the contents of the virtual address **9**, what is the result?

Process 1 Virtual Memory

1 100000 1 VII taal Wolffor		
Virtual Page	Virtual Address	Memory Content
	0	a
	1	b
0	2	с
	3	d
	4	e
1	5	f
1	6	g
	7	h
	8	i
2	9	j
2	10	k
	11	1
	12	m
3	13	n
	14	o
	15	р

Process 2 Virtual Memory

Virtual Page	Virtual Address	Memory Content
	0	Α
0	1	В
U	2	С
	3	D
	4	E
1	5	F
1	6	G
	7	Н
2	8	1
	9	J
	10	К
	11	L

Virtual Page	Physical Page
0	2
1	1
2	invalid
3	4

 Process 2 Page Table

 Virtual Page
 Physical Page

 0
 3

 1
 0

 2
 5

Physical Memory

Physical Page   Physical Address   Memory Contents	Physical Memory		
0	Physical Page	Physical Address	Memory Contents
0 2 G 3 H 4 e 1 5 f 6 g 7 h 8 a a 9 b 10 c 11 d 12 A 3 13 B 14 C 15 D 16 m 17 n 18 o 19 p 20 i 19 p 20 i 5 22 K		0	E
2 G 3 H 4 e 5 f 6 g 7 h 8 a 2 9 b 10 c 11 d 12 A 3 13 B 14 C 15 D 16 m 17 n 18 o 19 p 20 i 19 p 20 i 5 22 K	0	1	F
1 6 8 8 a 9 b 6 10 c 111 d 12 A 13 B 14 C 15 D 16 m 17 n 18 0 19 p 20 1 1 5 22 K	U	2	G
1 5 6 8 7 h 7 h 8 a a 9 b 10 c 111 d d 12 A 13 B 14 C 15 D 16 m 17 n 18 0 19 p 20 1 5 22 K		3	н
1 6 8 7 h 8 a a 9 b 100 c 111 d 12 A 13 8 14 C 15 D 16 m 17 n 18 0 19 p 20 1 19 p 20 1 5 22 K		4	e
6 g 7 h 8 a 9 b 10 c 11 d 12 A 13 B 14 C 15 D 16 m 17 n 18 o 19 p 20 I 5 22 K		5	f
8 a 9 b 10 c 111 d 12 A 13 B 14 C 15 D 16 m 17 n 18 0 19 p 20 I 15 22 K	1	6	g
2 9 b 10 c 110 d 11 d 12 A 13 B 14 C 15 D 16 m 17 n 18 0 19 p 20 1 5 22 K		7	h
2 10 c 111 d 122 A 133 B 144 C 155 D 166 m 177 n 188 o 199 p 200 i 155 222 K		8	a
10 c 11 d 12 A 13 8 14 C 15 D 16 m 17 n 18 0 19 p 20 1 5 22 K	2	9	b
12 A 13 B 14 C 15 D 16 m 17 n 18 0 19 p 20 I 5 22 K	2	10	с
3 13 B 14 C 15 D 16 m 17 n 18 o 19 p 20 i 5 21 J		11	d
3 14 C 15 D 16 m 17 n 18 o 19 P 20 I 5 22 K		12	A
14 C 15 D 16 m 17 n 18 o 19 p 20 i 21 J 5 22 K	2	13	В
16 m 17 n 18 o 19 p 20 i 21 J 5 22 K	3	14	С
4 17 n 18 o 19 p 20 I 5 21 J 5 22 K		15	D
4 18 0 19 p 20 I 5 22 K		16	m
18 o 19 p 20 I 21 J 5 22 K		17	n
20 I J J 22 K	4	18	0
5 21 J 22 K		19	р
5 22 K		20	1
22 K	5	21	J
23 L		22	К
		23	L



Process 1 Page Table

- Suppose process 1 is running and it tries to access the contents of the virtual address 9, what is the result?
  - Virtual address **9** is in process 1's virtual page **2**. According to the page table for process 1, virtual page **2** is not paged in physical memory (flagged as invalid in the page table). A **page fault** occurs, and physical memory will need to be swapped before the value **j** can be fetched from memory.

- Virtual memory is just a concept
  - It's addresses/values are always contiguous
  - It's values only really exist in physical memory
  - Page frames are just logical groupings (that can be calculated on the fly)
- Only need to store page tables



#### Process 1 Page Table

Virtual Page	Physical Page
0	2
1	1
2	invalid
3	4

#### Process 2 Page Table

Virtual Page	Physical Page
0	3
1	0
2	5

#### Physical Memory

	•
Physical Address	Memory Contents
0	E
1	F
2	G
3	Н
4	e
5	f
6	g
7	h
8	a
9	b
10	c
11	d
12	A
13	В
14	С
15	D
16	m
17	n
18	0
19	p
20	1
21	J
22	К
23	L



- Virtual page frames are always in order starting at 0
  - No need to store virtual page numbers in page table (just store physical page numbers in order)
- Techinically we don't "store" addresses either



Process 1 Page Table

Physical Page	
2	
1	
invalid	
4	

Process 2 Page Table

Physical Page	Memory Co
3	E
0	F
5	G
	н
	e
	f
	g
	h
	а
	b
	с
	d

# Physical Memory Memory Contents

Е	
F	
G	
н	
е	
f	
g	
h	
а	
b	
С	
d	
Α	
В	
С	
D	
m	
n	
0	
р	
1	
J	
K	
L	



- If our page table stores 4 virtual pages mappings how many bits do we need to represent each page?
- If our page size is 4 words, how many bits do we need to represent each possible page offset?




Figure 18: Address Translation



Page Faults



#### Page Fault

What happens if the required page is not in memory?

"Page-fault" trap is initiated, OS gets control

- Find a free page frame
- 2 Read the desired page from disk into memory
- Modify the page tables
- 4 Restart the interrupted instruction

#### **OS** Issues

- Fetch policy when to fetch pages into memory?
- Placement policy where to place pages?
- Replacement policy
- All combined in the handling of a page fault

Paging Page Faults Page Replacement

#### A Simple Paging Scheme

#### Fetch policy

- start process off with no pages in primary storage
- bring in pages on demand (and only on demand)
  - this is known as demand paging

#### Placement policy

it doesn't matter - put the incoming page in the first available page frame

#### Replacement policy

replace the page that has been in primary storage the longest (FIFO policy)



#### Improving the Fetch Policy




Figure 19: Fetch Policy

Page Replacement



# Improving the Replacement Policy

- When is replacement done?
  - doing it "on demand" causes excessive delays
  - should be performed as a separate, concurrent activity
- Which pages are replaced?
  - FIFO policy is not good
  - want to replace those pages least likely to be referenced soon

# The "Pageout Daemon"




Figure 20:

# Page Replacement

#### Problem Statement:

A page is being brought into memory which has no free space. Which page should we replace to make space?

■ What is the optimal policy, if we had the knowledge of the future page requests

- What is the optimal policy, if we had the knowledge of the future page requests
- Policy: Choose the page which will be referenced farthest in the future

- What is the optimal policy, if we had the knowledge of the future page requests
- Policy: Choose the page which will be referenced farthest in the future
- However, we don't know the future



- What is the optimal policy, if we had the knowledge of the future page requests
- Policy: Choose the page which will be referenced farthest in the future
- However, we don't know the future
  - Hope that the next few references will be for pages that were recently referenced

- What is the optimal policy, if we had the knowledge of the future page requests
- Policy: Choose the page which will be referenced farthest in the future
- However, we don't know the future
  - Hope that the next few references will be for pages that were recently referenced
- What's the use of knowing about this policy?



- What is the optimal policy, if we had the knowledge of the future page requests
- Policy: Choose the page which will be referenced farthest in the future
- However, we don't know the future
  - Hope that the next few references will be for pages that were recently referenced
- What's the use of knowing about this policy?
  - Will help us access the performance of a real algorithm



Paging Page Faults Page Replacement

# Choosing the Page to Remove

#### Policies:

- FIFO (First-In-First-Out)
- NRU (Not-Recently-Used)
- Second Chance
- LRU (Least-Recently-Used)
- Clock Algorithm(s)
- Working Set Algorithm

#### Two issues:

- How good is the decision?
- Overhead?
  - Cost per memory access should be very small
  - Cost per replacement can be larger



#### **FIFO**

#### Example: 8 pages, 4 page frames

Figure 21:

Hit ratio: 16/33

# Help from Hardware

#### For each page frame:

- Referenced Bit(R) 1 if page frame has been referenced recently
- Modified Bit(M) 1 if page has been modified since it has been loaded
  - Also known as "dirty bit"



# Not Recently Used Algorithm (NRU)

Pages are classified into 4 classes:

- Class 0: not referenced, not modified (R=0, M=0)
- Class 1: not referenced, modified (R=0, M=1)
- Class 2: referenced, not modified (R=1, M=0)
- Class 3: referenced, modified (R=1, M=1)

NRU removes page at random from lowest number non empty class

The R bit is cleaned periodically (based on a timer)

#### Second Chance

- Based on FIFO
- Old pages are inspected for replacement
  - But are given a "second chance" if they have been used recently

# Second Chance Algorithm




Figure 22:

- Pages sorted in FIFO order (time of arrival)
- If earliest page has R=1, then give it a second chance by moving it to the end of the list



# Clock Algorithm - Another Implementation of Second Chance

- Order pages in circular list
- "Hand" of the clock points to the page to be replaced currently
- When required to evict a page
  - If page pointed to has R=0, then evict it
  - If R=1, then reset R and move hand forward
- Clock algorithm can be used with NRU (decision based on both R and M bits)

# Least Recent Used (LRU)

- Replace the page in memory which has been unused for the longest time
- Locality of Reference: pages used in the near past will be used in the near future
  - True in typical cases



# Least Recently Used (LRU)

Example: 8 pages, 4 page frames

```
102217670120304515245676724273323
```

----77777773333111111666666663333

Figure 23:

■ Think of how you would implement it

- Think of how you would implement it
- One possible implementation:

- Think of how you would implement it
- One possible implementation:
  - list of pages, most recently used at front, least at rear

- Think of how you would implement it
- One possible implementation:
  - list of pages, most recently used at front, least at rear
  - update this list every memory reference

- Think of how you would implement it
- One possible implementation:
  - list of pages, most recently used at front, least at rear
  - update this list every memory reference
  - when required to evict a page, choose the one at the rear of the list

- Think of how you would implement it
- One possible implementation:
  - list of pages, most recently used at front, least at rear
  - update this list every memory reference
  - when required to evict a page, choose the one at the rear of the list
- Way too expensive!



# Not Frequently Used (NFU)

- Requires a software counter associated with each page, initially zero
- At each clock interrupt, OS scans all the pages in memory
- For each page, the R bit is added to the counter
- The page with the lowest counter is chosen

# Aging - Approximating LRU




Figure 24:



# Example

Page frame	Time loaded	Time referenced	R bit	M bit
0	60	161	0	1
1	130	160	0	0
2	26	162	1	0
3	20	163	1	1

Figure 25:

Which page frame will be replaced?

FIFO

- FIFO
  - PFN 3 since loaded longest ago at time 20

- FIFO
  - PFN 3 since loaded longest ago at time 20
- LRU

- FIFO
  - PFN 3 since loaded longest ago at time 20
- LRU
  - PFN 1 since referenced longest ago at time 160

- FIFO
  - PFN 3 since loaded longest ago at time 20
- LRU
  - PFN 1 since referenced longest ago at time 160
- Clock

- FIFO
  - PFN 3 since loaded longest ago at time 20
- LRU
  - PFN 1 since referenced longest ago at time 160
- Clock
  - Clear R in PFN 3 (oldest loaded), clear R in PFN 2 (next oldest loaded), victim PFN is 0 since R=0