


# Design of Microprocessor-Based Systems Part II

Prabal Dutta
University of Michigan



Modified by Jim Huang <jserv.tw@gmail.com>

## Aside: writing an architectural simulator




### A6.7.119 STR (immediate)

Store Register (immediate) calculates an address from a base register value and an immediate offset, and stores a word from a register to memory. It can use offset, post-indexed, or pre-indexed addressing. See *Memory accesses* on page A6-15 for information about memory accesses.

```
Encoding T1
                   All versions of the Thumb ISA.
STR<c> <Rt>, [<Rn>{,#<imm5>}]
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
        0 0
0 1 1
                               Rn
                                       Rt
                  imm5
t = UInt(Rt); n = UInt(Rn); imm32 = ZeroExtend(imm5:'00', 32);
index = TRUE; add = TRUE; wback = FALSE;
                   All versions of the Thumb ISA.
Encoding T2
STR<c> <Rt>,[SP,#<imm8>]
15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
1 0 0 1 0
                 Rt
                               imm8
t = UInt(Rt); n = 13; imm32 = ZeroExtend(imm8:'00', 32);
index = TRUE; add = TRUE; wback = FALSE;
```

```
1 #include "../cortex m3.h"
 3 int str3(uint32 t inst) {
           uint8 t rd = (inst & 0x700) >> 8;
 5.
           uint16 t immed8 = inst & 0xff;
 6
 7.
           uint32 t sp = CORE reg read(SP REG);
 8 .
           uint32 t rd val = CORE reg read(rd);
 9
10 .
           uint32 t address = sp + (immed8 << 2);</pre>
11 .
           if ((address \& \theta x3) == \theta) {
12 .
                   write word(address, rd val);
13 .
           } else {
14 .
                    CORE ERR invalid addr(true, address);
15 .
16
17 .
           DBG2("str r%02d, [sp, #%d * 4]\n", rd, immed8);
18
19 .
           return SUCCESS;
20 }
21
22 void register opcodes str(void) {
           // str3: 1001 0<x's>
23 .
24 .
           register opcode mask(0x9000, 0xffff6800, str3);
25 }
```

## **System** Memory Map





	System Registers		UXEUU42UUU - UXEUU42FFF
			0x78000000 - 0xE0041FFF
	External Memory Type 1	External Memory Type 1	0x74000000 - 0x77FFFFFF
	External Memory Type 0	External Memory Type 0	0x70000000 - 0x73FFFFFF
			0x601D0000 - 0x6FFFFFFF
			0x60180000 - 0x601CFFFF
			0x60100100 - 0x6017FFFF
	eNVM Controller	eNVM Controller	0x60100000 - 0x601000FF
			0x60088200 - 0x600FFFFF
	eNVM Aux Block (spare pages)	eNVM Aux Block (spare pages)	0x60088000 - 0x600881FF
	eNVM Aux Block (array)	eNVM Aux Block (array)	0x60084000 - 0x60087FFF
	eNVM Spare Pages	eNVM Spare Pages	0x60080000 - 0x60083FFF
	eNVM Array	eNVM Array	0x60000000 - 0x6007FFFF
	-		0x44000000 - 0x5FFFFFFF
Peripheral Bit-Band Alias \$	Peripherals (BB view)		0x42000000 - 0x43FFFFFF
Region of Cortex-M3 (			0x40100000 - 0x41FFFFFF
	FPGA Fabric	FPGA Fabric	0x40050000 - 0x400FFFFF
	FPGA Fabric eSRAM Backdoor	FPGA Fabric eSRAM Backdoor	0x40040000 - 0x4004FFFF
			0x40030004 - 0x4003FFFF Wisible only
		APB Extension Register	0x40030000 - 0x40030003 → to FPGA
	Analog Compute Engine	Analog Compute Engine	0x40020000 - 0x4002FFFF Fabric Master)
		, ,	0x40017000 - 0x4001FFFF
	IAP Controller	IAP Controller	0x40016000 - 0x40016FFF
	eFROM	eFROM	0x40015000 - 0x40015FFF
	RTC	RTC	0x40014000 - 0x40014FFF
	MSS GPIO	MSS GPIO	0x40013000 - 0x40013FFF
	I2C 1	I2C 1	0x40012000 - 0x40012FFF
	SPI 1	SPI 1	0x40011000 - 0x40011FFF
	UART 1	UART 1	0x40010000 - 0x40010FFF
	0800	OAKI_I	0x40008000 - 0x4000FFFF
	Fabric Interface Interrupt Controller	Fabric Interface Interrupt Controller	0x40007000 - 0x40007FFF
	Watchdog	Watchdog	0x40006000 - 0x40006FFF
	Timer	Timer	0x40005000 - 0x40005FFF
	Peripheral DMA	Peripheral DMA	0x40004000 - 0x40004FFF
	Ethernet MAC	Ethernet MAC	0x40003000 - 0x40003FFF
	IZC 0	IZC 0	0x40002000 - 0x40002FFF
	SPI 0	SPI 0	0x40001000 - 0x40001FFF
		UART_0	0x40000000 - 0x40000FFF
	UART_0	UARI_U	0x24000000 - 0x3FFFFFFF 0x24000000 - 0x3FFFFFFF
SRAM Bit-Band Alias (	eSRAM_0 / eSRAM_1 (BB view)		0x22000000 - 0x3FFFFFFF 0x22000000 - 0x23FFFFFF
Region of Cortex-M3 1	eskaw_u / eskaw_1 (88 view)		0x22000000 - 0x23FFFFFF 0x20010000 - 0x21FFFFFF
	-50444 4	eSRAM 1	0x20008000 - 0x2000FFFF
Cortex-M3 System Region	eSRAM_1	eSRAM_1 eSRAM 0	
System Region	eSRAM_0	eskAM_0	0x20000000 - 0x20007FFF
Cortex-M3			0x00088200 - 0x1FFFFFFF
Code Region			0x000881FF
	eNVM (Cortex-M3)	eNVM (fabric)	
	Virtual View	Virtual View	Visible only to
			FPGA Fabric Master
			0x00000000 /

Figure 2-4 • System Memory Map with 64 Kbytes of SRAM

## Accessing memory locations from C



- Memory has an address and value
- Can equate a pointer to desired address
- Can set/get de-referenced value to change memory

```
#define SYSREG_SOFT_RST_CR 0xE0042030

uint32_t *reg = (uint32_t *)(SYSREG_SOFT_RST_CR);

main () {
    *reg |= 0x00004000; // Reset GPIO hardware
    *reg &= ~(0x00004000);
}
```

## Some useful C keywords



#### const

- Makes variable value or pointer parameter unmodifiable
- const foo = 32;

### register

- Tells compiler to locate variables in a CPU register if possible
- register int x;

#### static

- Preserve variable value after its scope ends
- Does not go on the stack
- static int x;

#### volatile

- Opposite of const
- Can be changed in the background
- volatile int I;

## What happens when this "instruction" executes?



```
#include <stdio.h>
#include <inttypes.h>

#define REG_FOO 0x40000140

main () {
    uint32_t *reg = (uint32_t *)(REG_FOO);
    *reg += 3;

    printf("0x%x\n", *reg); // Prints out new value }
```

## "\*reg += 3" is turned into a ld, add, str sequence



#### Load instruction

- A bus read operation commences
- The CPU drives the address "reg" onto the address bus
- The CPU indicated a read operation is in process (e.g. R/W#)
- Some "handshaking" occurs
- The target drives the contents of "reg" onto the data lines
- The contents of "reg" is loaded into a CPU register (e.g. r0)

#### Add instruction

- An immediate add (e.g. add r0, #3) adds three to this value


#### Store instruction

- A bus write operation commences
- The CPU drives the address "reg" onto the address bus
- The CPU indicated a write operation is in process (e.g. R/W#)
- Some "handshaking" occurs
- The CPU drives the contents of "r0" onto the data lines
- The target stores the data value into address "reg"

# Details of the bus "handshaking" depend on the particular memory/peripherals involved



- SoC memory/peripherals
  - AMBA AHB/APB



- NAND Flash
  - Open NAND Flash Interface (ONFI)




- DDR SDRAM
  - JEDEC JESD79, JESD79-2F, etc.



## Modern embedded systems have multiple busses





## Why have so many busses?




- Many designs considerations
  - Master vs Slave
  - Internal vs External
  - Bridged vs Flat
  - Memory vs Peripheral
  - Synchronous vs Asynchronous
  - High-speed vs low-speed
  - Serial vs Parallel
  - Single master vs multi master
  - Single layer vs multi layer
  - Multiplexed A/D vs demultiplexed A/D
- Discussion: what are some of the tradeoffs?



## Advanced Microcontroller Bus Architecture (AMBA)

- Advanced High-performance Bus (AHB)
- Advanced Peripheral Bus (APB)



#### **AHB**


- High performance
- Pipelined operation
- Burst transfers
- Multiple bus masters
- Split transactions

#### **APB**

- Low power
- Latched address/control
- Simple interface
- Suitable of many peripherals

## Actel SmartFusion system/bus architecture






# AHB-Lite supports single bus master and provides high-bandwidth operation




- Burst transfers
- Single clock-edge operation
- Non-tri-state implementation
- Configurable bus width




#### AHB-Lite bus master/slave interface



- Global signals
  - HCLK
  - HRESETn
- Master out/slave in
  - HADDR (address)
  - HWDATA (write data)
  - Control
    - HWRITE
    - HSIZE
    - HBURST
    - HPROT
    - HTRANS
    - HMASTLOCK
- Slave out/master in
  - HRDATA (read data)
  - HREADY
  - HRESP





## **AHB-Lite signal definitions**




- Global signals
  - HCLK: the bus clock source (rising-edge triggered)
  - HRESETn: the bus (and system) reset signal (active low)
- Master out/slave in
  - HADDR[31:0]: the 32-bit system address bus
  - HWDATA[31:0]: the system write data bus
  - Control
    - HWRITE: indicates transfer direction (Write=1, Read=0)
    - HSIZE[2:0]: indicates size of transfer (byte, halfword, or word)
    - HBURST[2:0]: indicates single or burst transfer (1, 4, 8, 16 beats)
    - HPROT[3:0]: provides protection information (e.g. I or D; user or handler)
    - HTRANS: indicates current transfer type (e.g. idle, busy, nonseq, seq)
    - HMASTLOCK: indicates a locked (atomic) transfer sequence
- Slave out/master in
  - HRDATA[31:0]: the slave read data bus
  - HREADY: indicates previous transfer is complete
  - HRESP: the transfer response (OKAY=0, ERROR=1)

## Key to timing diagram conventions



- Timing diagrams
  - Clock
  - Stable values
  - Transitions
  - High-impedance
- Signal conventions
  - Lower case 'n' denote active low (e.g. RESETn)
  - Prefix 'H' denotes AHB
  - Prefix 'P' denotes APB



#### Basic read and write transfers with no wait states







Figure 3-2 Write transfer


### Read transfer with two wait states






## Write transfer with one wait state





## Wait states extend the address phase of next transfer






## An SRAM chip and its asynchronous parallel interface



- A: 20-bit address bus
- DQ: 8-bit data bus
- CE#: chip enable
- WE#: write enable
- OE#: output enable



CE	ŌĒ	WE	DQ1 to DQ8
Н	Х	Х	Not Selected
L	L	Н	Read
L	Х	L	Write
L	Н	Н	High Z

## **Interrupts**



#### Merriam-Webster:

- "to break the uniformity or continuity of"
- Informs a program of some external events
- Breaks execution flow

## Key questions:

- Where do interrupts come from?
- How do we save state for later continuation?
- How can we ignore interrupts?
- How can we prioritize interrupts?
- How can we share interrupts?

#### I/O Data Transfer



Two key questions to determine how data is transferred to/from a non-trivial I/O device:

- 1. How does the CPU know when data is available?
  - a. Polling
  - b. Interrupts
- 2. How is data transferred into and out of the device?
  - a. Programmed I/O
  - b. Direct Memory Access (DMA)

## **Interrupts**



Interrupt (a.k.a. exception or trap):

An event that causes the CPU to stop executing the current program and begin executing a special piece of code called an interrupt handler or interrupt service routine (ISR).
 Typically, the ISR does some work and then resumes the interrupted program.

Interrupts are really glorified procedure calls, except that they:

- can occur between any two instructions
- are transparent to the running program (usually)
- are not explicitly requested by the program (typically)
- call a procedure at an address determined by the type of interrupt, not the program

# Two basic types of interrupts (1/2)



- Those caused by an instruction
  - Examples:
    - TLB miss
    - Illegal/unimplemented instruction
    - div by 0
  - Names:
    - Trap, exception

# Two basic types of interrupts (2/2)



- Those caused by the external world
  - External device
  - Reset button
  - Timer expires
  - Power failure
  - System error
- Names:
  - interrupt, external interrupt

#### How it works



- Something tells the processor core there is an interrupt
- Core transfers control to code that needs to be executed
- Said code "returns" to old program
- Much harder than it looks.
  - Why?

### ... is in the details



- How do you figure out where to branch to?
- How to you ensure that you can get back to where you started?
- Don't we have a pipeline? What about partially executed instructions?
- What if we get an interrupt while we are processing our interrupt?
- What if we are in a "critical section?"

### Where



- If you know what caused the interrupt then you want to jump to the code that handles that interrupt.
  - If you number the possible interrupt cases, and an interrupt comes in, you can just branch to a location, using that number as an offset (this is a branch table)
  - If you don't have the number, you need to poll all possible sources of the interrupt to see who caused it.
    - Then you branch to the right code

## Get back to where you once belonged



- Need to store the return address somewhere.
  - Stack *might* be a scary place.
    - That would involve a load/store and might cause an interrupt (page fault)!
  - So a dedicated register seems like a good choice
    - But that might cause problems later...

## Snazzy architectures



- A modern processor has *many* (often 50+) instructions in-flight at once.
  - What do we do with them?
- Drain the pipeline?
  - What if one of them causes an exception?
- Punt all that work
  - Slows us down
- What if the instruction that caused the exception was executed before some other instruction?
  - What if that other instruction caused an interrupt?

## **Nested interrupts**



- If we get one interrupt while handling another what to do?
  - Just handle it
    - But what about that dedicated register?
    - What if I'm doing something that can't be stopped?
  - Ignore it
    - But what if it is important?
  - Prioritize
    - Take those interrupts you care about. Ignore the rest
    - Still have dedicated register problems.


#### **Critical section**



- We probably need to ignore some interrupts but take others.
  - Probably should be sure *our* code can't cause an exception.
  - Use same prioritization as before.

## The Reset Interrupt





- 1)No power
- 2) System is held in RESET as long as VCC15 < 0.8V
  - a)In reset: registers forced to default
  - b) RC-Osc begins to oscillate
  - c)MSS CCC drives RC-Osc/4 into FCLK
  - d)PORESET\_N is held low
- 3)Once VCC15GOOD, PORESET\_N goes high a)MSS reads from eNVM address 0x0 and 0x4

## Some interrupts...



Table 1-5 • SmartFusion Interrupt Sources

Cortex-M3 NVIC Input	IRQ Label	IRQ Source
NMI	WDOGTIMEOUT_IRQ	WATCHDOG
INTISR[0]	WDOGWAKEUP_IRQ	WATCHDOG
INTISR[1]	BROWNOUT1_5V_IRQ	VR/PSM
INTISR[2]	BROWNOUT3_3V_IRQ	VR/PSM
INTISR[3]	RTCMATCHEVENT_IRQ	RTC
INTISR[4]	PU_N_IRQ	RTC
INTISR[5]	EMAC_IRQ	Ethernet MAC
INTISR[6]	M3_IAP_IRQ	IAP
INTISR[7]	ENVM_0_IRQ	ENVM Controller
INTISR[8]	ENVM_1_IRQ	ENVM Controller
INTISR[9]	DMA_IRQ	Peripheral DMA
INTISR[10]	UART_0_IRQ	UART_0
INTISR[11]	UART_1_IRQ	UART_1
INTISR[12]	SPI_0_IRQ	SPI_0
INTISR[13]	SPI_1_IRQ	SPI_1
INTISR[14]	I2C_0_IRQ	12C_0
INTISR[15]	I2C_0_SMBALERT_IRQ	I2C_0
INTISR[16]	I2C_0_SMBSUS_IRQ	I2C_0
INTISR[17]	I2C_1_IRQ	I2C_1
INTISR[18]	I2C_1_SMBALERT_IRQ	I2C_1
INTISR[19]	I2C_1_SMBSUS_IRQ	I2C_1
INTISR[20]	TIMER_1_IRQ	TIMER
INTISR[21]	TIMER_2_IRQ	TIMER
INTISR[22]	PLLLOCK_IRQ	MSS_CCC
INTISR[23]	PLLLOCKLOST_IRQ	MSS_CCC
INTISR[24]	ABM_ERROR_IRQ	AHB BUS MATRIX
INTISR[25]	Reserved	Reserved
INTISR[26]	Reserved	Reserved
INTISR[27]	Reserved	Reserved
INTISR[28]	Reserved	Reserved
INTISR[29]	Reserved	Reserved
INTISR[30]	Reserved	Reserved
INTISR[31]	FAB_IRQ	FABRIC INTERFACE
INTISR[32]	GPIO_0_IRQ	GPIO
INTISR[33]	GPIO_1_IRQ	GPIO
INTISR[34]	GPIO_2_IRQ	GPIO
INITICDIDE1	CDIO 3 IDO	CBIO

INTISR[64]	ACE PC0 FLAG0 IRQ	ACE
INTISR[65]	ACE_PC0_FLAG1_IRQ	ACE
INTISR[66]	ACE PC0 FLAG2 IRQ	ACE
INTISR[67]	ACE PC0 FLAG3 IRQ	ACE
INTISR[68]	ACE_PC1_FLAG0_IRQ	ACE
INTISR[69]	ACE_PC1_FLAG1_IRQ	ACE
INTISR[70]	ACE PC1 FLAG2 IRQ	ACE
INTISR[71]	ACE_PC1_FLAG3_IRQ	ACE
INTISR[72]	ACE_PC2_FLAG0_IRQ	ACE
INTISR[73]	ACE_PC2_FLAG1_IRQ	ACE
INTISR[74]	ACE_PC2_FLAG2_IRQ	ACE
INTISR[75]	ACE_PC2_FLAG3_IRQ	ACE
INTISR[76]	ACE_ADC0_DATAVALID_IRQ	ACE
INTISR[77]	ACE_ADC1_DATAVALID_IRQ	ACE
INTISR[78]	ACE_ADC2_DATAVALID_IRQ	ACE
INTISR[79]	ACE_ADC0_CALDONE_IRQ	ACE
INTISR[80]	ACE_ADC1_CALDONE_IRQ	ACE
INTISR[81]	ACE_ADC2_CALDONE_IRQ	ACE
INTISR[82]	ACE_ADC0_CALSTART_IRQ	ACE
INTISR[83]	ACE_ADC1_CALSTART_IRQ	ACE
INTISR[84]	ACE_ADC2_CALSTART_IRQ	ACE
INTISR[85]	ACE_COMP0_FALL_IRQ	ACE
INTISR[86]	ACE_COMP1_FALL_IRQ	ACE
INTISR[87]	ACE_COMP2_FALL_IRQ	ACE
INTISR[88]	ACE_COMP3_FALL_IRQ	ACE
INTISR[89]	ACE_COMP4_FALL_IRQ	ACE
INTISR[90]	ACE_COMP5_FALL_IRQ	ACE
INTISR[91]	ACE_COMP6_FALL_IRQ	ACE
INTISR[92]	ACE_COMP7_FALL_IRQ	ACE
INTISR[93]	ACE_COMP8_FALL_IRQ	ACE
INTISR[94]	ACE_COMP9_FALL_IRQ	ACE
INTISR[95]	ACE_COMP10_FALL_IRQ	ACE

54 more ACE specific interrupts


# And the interrupt vectors (in startup\_a2fxxxm3.s found in CMSIS, startup\_gcc)



```
g pfnVectors:
          estack
    .word
    .word Reset Handler
    .word NMI Handler
    .word HardFault Handler
    .word MemManage Handler
    .word BusFault Handler
    .word UsageFault Handler
    .word
    .word 0
    .word 0
    .word
    .word SVC Handler
    .word DebugMon Handler
    .word
    .word PendSV Handler
    .word SysTick Handler
    .word WdogWakeup IRQHandler
    .word BrownOut 1 5V IRQHandler
    .word BrownOut 3 3V IRQHandler
. . . . . . . . . . . (they continue)
```

#### **Pending interrupts**






The normal case. Once Interrupt request is seen, processor puts it in "pending" state even if hardware drops the request.

IPS is cleared by the hardware once we jump to the ISR.

# Interrupt pending cleared before processor takes action






In this case, the processor never took the interrupt because we cleared the IPS by hand (via a memory-mapped I/O register)


# Active Status set during handler execution






# Interrupt Request not Cleared





# Multiple pulses before entering interrupt






Processor Mode

#### New Interrupt Request after Pending Cleared





## Configuring the NVIC



# • Interrupt Set Enable and Clear Enable

- 0xE000E100-0xE000E11C, 0xE000E180-0xE000E19C

0.50005400	CETENIAO	D //A/		F 11 C
0xE000E100	SETENA0	R/W	0	Enable for external interrupt #0-31
				bit[0] for interrupt #0 (exception #16)
				bit[1] for interrupt #1 (exception #17)
				bit[31] for interrupt #31 (exception #47)
				Write 1 to set bit to 1; write 0 has no effect
				Read value indicates the current status
0xE000E180	CLRENA0	R/W	0	Clear enable for external interrupt #0-31
OXLOUGLISU	CLKLINAU	K/VV	U	Clear enable for external interrupt #0-31
				bit[0] for interrupt #0
				bit[1] for interrupt #1
				bit[31] for interrupt #31
				Write 1 to clear bit to 0; write 0 has no effect
				Read value indicates the current enable status

# Configuring the NVIC (2)



- Set Pending & Clear Pending
  - 0xE000E200-0xE000E21C, 0xE000E280-0xE000E29C

0xE000E200	SETPEND0	R/W	0	Pending for external interrupt #0-31
				bit[0] for interrupt #0 (exception #16)
				bit[1] for interrupt #1 (exception #17)
				bit[31] for interrupt #31 (exception #47)
				Write 1 to set bit to 1; write 0 has no effect
	4			Read value indicates the current status
0xE000E280	CLRPEND0	R/W	0	Clear pending for external interrupt #0-31
				bit[0] for interrupt #0 (exception #16)
				bit[1] for interrupt #1 (exception #17)
				bit[31] for interrupt #31 (exception #47)
				Write 1 to clear bit to 0; write 0 has no effect
				Read value indicates the current pending status

# Configuring the NVIC (3)



- Interrupt Active Status Register
  - 0xE000E300-0xE000E31C

Address	Name	Туре	Reset Value	Description
0xE000E300	ACTIVE0	R	0	Active status for external interrupt #0-31
				bit[0] for interrupt #0
				bit[1] for interrupt #1
				bit[31] for interrupt #31
0xE000E304	ACTIVE1	R	0	Active status for external interrupt #32-63
		100	121	_

#### **Interrupt Priority**



- What do we do if several interrupts arrive at the same time?
- NVIC allows to set priorities for (almost) every interrupt
- 3 fixed highest priorities, up to 256 programmable priorities
  - 128 preemption levels
  - Not all priorities have to be implemented by a vendor!

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
Implem	Implemented			Not implemented, read as zero					

- SmartFusion has 32 priority levels, i.e., 0x00, 0x08, ..., 0xF8
- Higher priority interrupts can pre-empt lower priorities
- Priority can be sub-divided into priority groups
  - splits priority register into two halves, preempt priority and subpriority
  - preempt priority: indicates if an interrupt can preempt another
  - subpriority: used if two interrupts of same group arrive concurrently

# **Interrupt Priority (2)**



- Interrupt Priority Level Registers
  - 0xE000E400-0xE000E4EF

Address	Name	Туре	Reset Value	Description
0xE000E400	PRI_0	R/W	0 (8-bit)	Priority-level external interrupt #0
0xE000E401	PRI_1	R/W	0 (8-bit)	Priority-level external interrupt #1
	=	-	-	-
0xE000E41F	PRI_31	R/W	0 (8-bit)	Priority-level external interrupt #31
	-	-	-	-

## **Preemption Priority and Subpriority**



Priority Group	Preempt Priority Field	Subpriority Field
0	Bit [7:1]	Bit [0]
1	Bit [7:2]	Bit [1:0]
2	Bit [7:3]	Bit [2:0]
3	Bit [7:4]	Bit [3:0]
4	Bit [7:5]	Bit [4:0]
5	Bit [7:6]	Bit [5:0]
6	Bit [7]	Bit [6:0]
7	None	Bit [7:0]

#### Application Interrupt and Reset Control Register (Address 0xE000ED0C)

Bits	Name	Туре	Reset Value	Description
31:16	VECTKEY	R/W	-	Access key; 0x05FA must be written to this field to write to this register, otherwise the write will be ignored; the read-back value of the upper half word is 0xFA05
15	ENDIANNESS	R	-	Indicates endianness for data: 1 for big endian (BE8) and 0 for little endian; this can only change after a reset
10:8	PRIGROUP	R/W	0	Priority group
2	SYSRESETREQ	W	-	Requests chip control logic to generate a reset
1	VECTCLRACTIVE	W	-	Clears all active state information for exceptions; typically used in debug or OS to allow system to recover from system error (Reset is safer)
0	VECTRESET	W	-	Resets the Cortex-M3 processor (except debug logic), but this will not reset circuits outside the processor

#### PRIMASK, FAULTMASK, and BASEPRI



- What if we quickly want to disable all interrupts?
- Write 1 into PRIMASK to disable all interrupt except NMI
  - MOV R0, #1
  - MSR PRIMASK, RO
- Write 0 into PRIMASK to enable all interrupts
- FAULTMASK is the same as PRIMASK, but also blocks hard fault (priority -1)
- What if we want to disable all interrupts below a certain priority?
- Write priority into BASEPRI
  - MOV R0, #0x60
  - MSR BASEPRI, RO

#### **Vector Table**



- Upon an interrupt, the Cortex-M3 needs to know the address of the interrupt handler (function pointer)
- After powerup, vector table is located at 0x00000000

Address	Exception Number	Value (Word Size)
0x0000000	_	MSP initial value
0x00000004	1	Reset vector (program counter initial value)
0x00000008	2	NMI handler starting address
0x0000000C	3	Hard fault handler starting address
		Other handler starting address

 Can be relocated to change interrupt handlers at runtime (vector table offset register)

#### Interrupt handlers



```
pfnVectors:
      .word
            estack
            Reset Handler
25
     .word
     .word NMI Handler
26
27
     .word HardFault Handler
     .word MemManage Handler
28
29
     .word BusFault Handler
30
    .word UsageFault Handler
31
    .word 0
32
      .word
00
```