# Interrupt-Driven Input/Output

Textbook: Chapter 3, Section 3.1 (Cortex regisers & op. modes)


Chapter 9, Section 9.2 (Interrupt concepts)

ARM Cortex-M4 User Guide (Interrupts, exceptions, NVIC)

#### Outline


- Interrupt vectors and vector table
- Interrupt masks and priorities
- Cortex Nested Vectored Interrupt Controller (NVIC)
- STM32F4 external interrupt signals (EXTI0 EXTI15)
- System design when interrupts used

## Prioritized, vectored interrupts



### Interrupt vectors

- Interrupt vector = address of handler function
  - Allow different devices to be handled by different code.
- Interrupt vector table:
  - Directly supported by CPU architecture and/or
  - Supported by a separate interrupt-support device/function




### Cortex processor exceptions

	Priority	IRQ#	Notes
Reset	-3		Power-up or warm reset
NMI	-2	-14	Non-maskable interrupt from peripheral or software
HardFault	-1	-13	Error during exception processing or no other handler
MemManage	Config	-12	Memory protection fault (MPU-detected)
BusFault	Config	-11	AHB data/prefetch aborts
UsageFault	Config	-10	Instruction execution fault - undefined instruction, illegal unaligned access
SVCcall	Config	-5	System service call (SVC) instruction
DebugMonitor	Config		Break points/watch points/etc.
PendSV	Config	-2	Interrupt-driven request for system service
SysTick	Config	-1	System tick timer reaches 0
IRQ0	Config	0	Signaled by peripheral or by software request
IRQ1 (etc.)	Config	1	Signaled by peripheral or by software request


Lowest priority number = highest priority IRQ #s are used in CMSIS function calls

### Cortex interrupt vector table



- Peripherals use positive IRQ #s (up to 240 allowed by Cortex -STM32F407 uses 82)
- CPU exceptions use negative IRQ #ş
- IRQ # used in CMSIS function calls
- Exception # stored in CPU PSR

Reset vector includes initial stack pointer \_




	Position	Priority	Type of priority	Acronym	Description	Address
STM32F4 Vector Table (partial)		-	-	-	Reserved	0x0000 0000
		-3	fixed	Reset	Reset	0x0000 0004
		6	settable	SysTick	System tick timer	0x0000 003C
	0	7	settable	WWDG	Window Watchdog interrupt	0x0000 0040
Tech. Ref.	1	8	settable	PVD	PVD through EXTI line detection interrupt	0x0000 0044
Table 61 (Refer to Startup Code)	2	9	settable	TAMP_STAMP	Tamper and TimeStamp interrupts through the EXTI line	0x0000 0048
	3	10	settable	RTC_WKUP	RTC Wakeup interrupt through the EXTI line	0x0000 004C
	4	11	settable	FLASH	Flash global interrupt	0x0000 0050
	5	12	settable	RCC	RCC global interrupt	0x0000 0054
	6	13	settable	EXTI0	EXTI Line0 interrupt	0x0000 0058
	7	14	settable	EXTI1	EXTI Line1 interrupt	0x0000 005C
•	8	15	settable	EXTI2	EXTI Line2 interrupt	0x0000 0060
	9	16	settable	EXTI3	EXTI Line3 interrupt	0x0000 0064
	10	17	settable	EXTI4	EXTI Line4 interrupt	0x0000 0068
	11	18	settable	DMA1_Stream0	DMA1 Stream0 global interrupt	0x0000 006C
7	12	19	settable	DMA1_Stream1	DMA1 Stream1 global interrupt	0x0000 0070
7	13	20	settable	DMA1_Stream2	DMA1 Stream2 global interrupt	0x0000 0074

#### STM32F4 vector table from startup code (partial)

```
DCD __initial_sp
                               ; Top of Stack
Vectors
            Reset_Handler ; Reset Handler
      DCD
      DCD
            NMI_Handler
                               ; NMI Handler
      DCD SVC_Handler
                                  : SVCall Handler
      DCD
             DebugMon_Handler
                                   ; Debug Monitor Handler
      DCD
                                  ; Reserved
      DCD
             PendSV Handler
                                  ; PendSV Handler
                                  ; SysTick Handler
      DCD
             SysTick Handler
      ; External Interrupts
      DCD
            WWDG IRQHandler
                                    ; Window WatchDog
      DCD PVD_IRQHandler
                                    ; PVD via EXTI Line detection
                                    ; Tamper/TimeStamps via EXTI
      DCD
            TAMP STAMP IRQHandler
                                     ; RTC Wakeup via EXTI line
      DCD
            RTC_WKUP_IRQHandler
      DCD
            FLASH IRQHandler
                                     ; FLASH
      DCD
            RCC IRQHandler
                                     : RCC
            EXTI0_IRQHandler
      DCD
                                     ; EXTI Line0
      DCD
            EXTI1_IRQHandler
                                     ; EXTI Line1
      DCD
            EXTI2 IRQHandler
                                     ; EXTI Line2
```


## Prioritized interrupts



priority byte => 16 levelsNMI & HardFault priorities are fixed

STM32F4xx uses upper 4 bits of each

Lowest # = Highest priority



## Program Status Register

### □ Access 3-parts separately or all at once

Figure 3. APSR, IPSR and EPSR bit assignments





Figure 4. PSR bit assignments





Q = Saturation, T = Thumb bit

ARM instructions to "access special registers"

MRS Rd,spec MSR spec,Rs

;move from special register (other than R0-R15) to Rd

;move from register Rs to special register

### Interrupt Program Status Register (ISPR)

Bits	Description					
Bits 31:9	Reserved					
Bits 8:0	ISR_NUMBER:					
	This is the number of the current exception:					
	0: Thread mode ◆ No active interrupt					
	1: Reserved					
	2: NMI					
	3: Hard fault					
	4: Memory management fault					
	5: Bus fault					
	6: Usage fault					
	7: Reserved					
	Cortex CPU interrupts					
	10: Reserved					
	11: SVCall					
	12: Reserved for Debug					
	13: Reserved					
	14: PendSV					
	15: SysTick					
	16: IRQ0 <sup>(1)</sup>					
	- User (vendor) interrupts IRQ0 – IRQ239					

## **CPU Priority Mask Register**





PRIMASK = 1 prevents (masks) activation of all exceptions with configurable priority PRIMASK = 0 permits (enables) exceptions

#### Special Cortex-M Assembly Language Instructions

CPSIE I ;Change Processor State/Enable Interrupts (sets PRIMASK = 0) ;Change Processor State/Disable Interrupts (sets PRIMASK = 1)

Execute CPSIE I in a program to enable interrupts, after other initialization done.

## ARM Cortex-M Interrupts

#### In the Device:

- Each potential interrupt source has a separate **arm** (enable) bit
  - Set for those devices from which interrupts, are to be accepted
  - Deactivate in those devices from which interrupts are not allowed
- Each potential interrupt source has a separate **flag** bit
  - hardware sets the flag when it wishes to request an interrupt (an "event" occurs)
  - software clears the flag in ISR to signify it is processing the request
  - flags can be tested by software if interrupts not desired


#### In the CPU:

• Cortex-M CPUs receive interrupt requests via the **Nested Vectored** 


#### Interrupt Controller (NVIC)

- NVIC sends highest priority request to the CPU
- Interrupt **enable** conditions in processor
  - Global interrupt enable bit, I, in PRIMASK register
  - Priority level, BASEPRI, of allowed interrupts (0 = all)

Peripheral Device Registers:



**NVIC** 



CPU ↓ Interrupt

## Interrupt Conditions

- Four conditions must be true simultaneously for an interrupt to occur:
  - 1. Arm: control bit for each possible source is set within the peripheral device
  - 2. Enable: interrupts globally enabled in CPU (I=0 in PRIMASK)
  - 3. Level: interrupt level must be less than BASEPRI
  - 4. Trigger: hardware action sets source-specific flag in the peripheral device
- Interrupt remains **pending** if trigger is set but any other condition is not true
  - Interrupt serviced once all conditions become true
- Need to acknowledge interrupt
  - Clear trigger flag or will get endless interrupts!

### Nested Vectored Interrupt Controller (NVIC)

- Hardware unit that coordinates interrupts from multiple sources
  - Separate enable flag for each interrupt source (NVIC\_ISERx)
  - Define priority level of each interrupt source (**NVIC\_IPRx**)
  - Set/clear interrupts to/from pending state
  - Trigger interrupts through software
- Higher priority interrupts can interrupt lower priority ones
  - Lower priority interrupts are not sent to the CPU until higher priority interrupt service has been completed

### **NVIC Interrupt Enable Registers**

- Three "set interrupt enable" registers —
   NVIC\_ISER0, NVIC\_ISER1, NVIC\_ISER2
  - Each 32-bit register has a single enable bit for a particular device
  - Write 1 to a bit to set the corresponding interrupt enable bit
  - Writing 0 has no effect

Register	IRQ numbers	Interrupt numbers
NVIC_ISER0	0-31	16-47
NVIC_ISER1	32-63	48-79
NVIC_ISER2	64-81	80-97

• Three corresponding "clear interrupt enable" registers

#### NVIC\_ICER0, NVIC\_ICER1, NVIC\_ICER2

- Write 1 to clear the interrupt enable bit (disable the interrupt)
- Writing 0 has no effect

## **NVIC** interrupt priority registers

NVIC\_IPRx (x=0..20) – Interrupt Priority Registers

- 8-bit priority field for each interrupts (4-bit field in STM32F4)
  - Four 8-bit priority values per register
  - 0 = highest priority level
  - IPR Register# x = IRQ# DIV 4
  - Byte offset within the IPR register = IRQ# MOD 4

#### Example: IRQ45

- 45/4 = 11 with remainder 1 (register NVIC\_IPR11, byte offset 1)
  Write priority << 8 to NVIC\_IPR11
- 45/32 = 1 with remainder 13:Write 1<<13 to NVIC\_ISER1</li>

## NVIC register addresses

```
NVIC ISER0/1/2 = 0xE000E100/104/108
NVIC_ICER0/1/2 = 0xE000E180/184/188
NVIC IPR0/1/2/.../20 = 0xE00E400/404/408/40C/..../500
; Example – Enable EXTIO with priority 5 (EXTIO = IRQ6)
NVIC_ISER0 EQU 0xE000E100 ;bit 6 enables EXTI0
NVIC_IPR1 EQU 0xE000E404
                                  ;3^{\text{rd}} byte = EXTIO priority
        ldr
                 r0,=NVIC ISER0
                 r1,#0x0040
                                           ;Set bit 6 of ISER0 for EXTIO
        mov
                 r1,[r0]
        str
        ldr
                 r0,=NVIC IPR1
                                           ;IRQ6 priority in IPR1[23:16]
        ldr
                 r1,[r0]
                                           ;Read IPR1
        bic
                 r1,#0x00ff0000
                                           ;Clear [23:16] for IRQ6
                 r1,#0x00500000
                                           ;Bits [23:20] = 5
        orr
                                           ;Upper 4 bits of byte = priority
                 r1,[r0]
        str
```

### CMSIS<sup>1</sup> functions


- NVIC\_Enable(IRQn\_Type IRQn)
- NVIC\_Disable(IRQn\_Type IRQn)
- NVIC\_SetPending(IRQn\_Type IRQn)
- NVIC\_ClearPending(IRQn\_Type IRQn)
- NVIC\_GetPending(IRQn\_Type IRQn)
- NVIC\_SetPriority(IRQn\_Type IRQn,unit32\_t priority)
- NVIC\_GetPriority(IRQn\_Type IRQn)

#### <sup>1</sup>CMSIS = Cortex Microcontroller Software Interface Standard

- Vendor-independent hardware abstraction layer for Cortex-M
- Facilitates software reuse
- Other CMSIS functions: System tick timer, Debug interface, etc.


### STM32F4 external interrupt/event controller

23 edge detectors to trigger events and interrupts signaled by 240 GPIO pins and 7 internal events.



### STM32F4 external interrupt sources

EXTI0[3:0] bits in the SYSCFG\_EXTICR1 EXTI1[3:0] bits in the SYSCFG\_EXTICR1 register



- ❖ 16 multiplexers: one each for EXTI0..EXTI15.
- ❖ Mux x select bit x of Port "N" as EXTIx.

$$x = 0..15$$
 "N" = 0..8 for ports A..I

	15 12	11 8	7 4	3 0
SYSCFG_EXTICR1	EXTI3	EXTI2	EXTI1	EXTI0

## STM32F4 EXTI Registers

- 23 bits in each register control 23 interrupts/events
- EXTI\_IMR interrupt mask register
  - 0 masks (disables) the interrupt
  - 1 unmasks (enables) the interrupt
- EXTI\_RTSR/FTSR rising/falling trigger selection register
  - 1 to enable rising/falling edge to trigger the interrupt/event
  - 0 to ignore the rising/falling edge
- EXTI\_PR interrupt/event pending register
  - read 1 if interrupt/event occurred
  - clear bit by writing 1 (writing 0 has no effect)
  - write 1 to this bit in the interrupt handler to clear the pending state of the interrupt

### Example: Enable EXTIO as rising-edge triggered

#### ;System Configuration Registers **SYSCFG** EQU 0x40013800EXTICR1 EOU 0x08;External Interrupt Registers EQU 0x40013C00 **EXTI IMR EQU** 0x00;Interrupt Mask Register ;Rising Trigger Select **RTSR** EQU 0x08EQU ;Falling Trigger Select **FTSR** 0x0CPR **EOU** 0x14;Pending Register ;select PC0 as EXTI0 r1,=SYSCFG ldr ;SYSCFG selects EXTI sources ldrh r2,[r1,#EXTICR1] EXTICR1 = Sources for EXTI0 - EXTI3r2,#0x000f;Clear EXTICR1[3-0] for EXTIO source bic r2,#0x0002EXTICR1[3-0] = 2 to select PC0 as EXTI0 source orr r2,[r1,#EXTICR1] ;Write to select PC0 as EXTI0 ;configure EXTI0 as rising-edge triggered ldr r1,=EXTI;EXTI register block mov r2,#1 ;bit #0 for EXTIO in each of the following registers r2,[r1,#RTSR] ;Select rising-edge trigger for EXTI0 str r2,[r1,#PR] ;Clear any pending event on EXTIO str

;Enable EXTI0

r2,[r1,#IMR]

str

## Interrupt Rituals

- Things you must do in every ritual
  - Initialize data structures (counters, pointers)
  - Arm interrupt in the peripheral device
    - Enable a flag to trigger an interrupt
    - Clear the flag (to ignore previous events)
  - Configure NVIC
    - Enable interrupt (NVIC\_ISERx)
    - Set priority (NVIC\_IPRx)
  - Enable CPU Interrupts
    - Assembly code **CPSIE I**
    - C code **EnableInterrupts()**;

### Interrupt Service Routine (ISR)

- Things you must do in every interrupt service routine
  - Acknowledge
    - clear flag that requested the interrupt
    - SysTick is exception; automatic acknowledge
  - Maintain contents of R4-R11 (AAPCS)
  - Communicate via shared global variables

## Sources of interrupt overhead

- Handler execution time.
- Interrupt mechanism overhead.
- Register save/restore.
- Pipeline-related penalties.
- Cache-related penalties.
- Interrupt "latency" = time from activation of interrupt signal until event serviced.
- ARM worst-case latency to respond to interrupt is 27 cycles:
  - 2 cycles to synchronize external request.
  - Up to 20 cycles to complete current instruction.
  - 3 cycles for data abort.
  - 2 cycles to enter interrupt handling state.