ARM Roadmap Spring 2017

ARM

Robert Boys bob.boys@arm.com


Version 9.0



Agenda Roadmap

- Architectures
- Issues
- What is NEW!
 - big.LITTLE™
 - 64 Bit
 - Cortex®-AI5
 - 64 BIT
 - DynamIQ

ARMI™ die






In the Beginning...


- 1985 32 years ago in a barn....
- 12 engineers
- Cash from Apple and VLSI
- IP from Acorn Computers
- Proof of concept
- No patents, no independent customers, product not ready for mass market.
- A barn, some energy, experience and belief: "We're going to be the Global Standard"





The Cortex Processor Roadman in 2008





Versions, cores and architectures?

Family Architecture Cores

ARM7ŤDMI	ARMv4T	ARM7TDMI(S)		
ARM9 ARM9E	ARMv5TE	ARM926EJ-S, ARM966E-S		
ARM11	ARMv6 (T2)	ARM1136(F), 1156T2(F)-S, 1176JZ(F), ARM11 MPCore [™]		
Cortex-A	ARMv7-A	Cortex-A5, A7, A8, A9, A12, A15, A17		
Cortex-R	ARMv7-R	Cortex-R4(F), Cortex-R5, R7, R8		
Cortex-M	ARMv7-M	Cortex-M3, M4, M7 (M7 is ARMv7-ME)		
	ARMv6-M	Cortex-M1, M0, M0+		
NEW!	ARMv8-A	64 Bit: Cortex-A35/A53/57/A72 Cortex-A73		
		Cortex-A32		
NEW!	ARMv8-R	32 Bit: Cortex-R52		
NEW!	ARMv8-M	32 Bit: Cortex-M23 & M33 TrustZone®		

What is New? DynamIQ!


- Al (Artificial Intelligence), Machine Learning, autonomous vehicles
- For multi-core Cortex-A processors.
- Up to 8 cores on a single cluster. Can be different processors.
- Such as I+3, I+7 different configurations possible.
- Makes big.LITTLE better. 2011. Is the next evolutionary step.
- New memory subsystems.
- ASIL D certification possible for the 1st time.
- This is the future for ARM multi-core Cortex-A...
- Search for ARM DynamIQ for more information.
- One more thing.....

Processor Licenses (list is no longer complete)

- ARMv8-A: 27! AMD, Broadcom, Huawei (HiSilicon), STMicroelectronics, Samsung, MediaTek, Huawei, Altera(Intel), Qualcomm and Rockchip, NXP, Xilinx...
- Cortex-AI5: Broadcom, HiSilicon, Texas Instruments, Samsung, nVIDIA
- Cortex-A9: Xilinx, Altera, NEC, nVIDIA, STMicroelectronics, Toshiba, Broadcom Corporation, NXP, NEC, Texas Instruments, Toshiba, Mindspeed Technologies, ZiLABS, Open-Silicon, eSilicon
- Cortex-A8: Broadcom Corporation, NXP, Panasonic, Samsung, STMicroelectronics, Texas Instruments, PMC-Sierra, Matsushita
- Cortex-A7: Broadcom, NXP, Fujitsu, HiSilicon, LGE, Samsung, STEricsson, Texas Instruments
- Cortex-A5: AMD, Atmel, NXP, Cambridge Silicon Radio, Open-Silicon, eSilicon
- Cortex-R: Broadcom, Texas Instruments, Toshiba, Infineon, Open-Silicon, eSilicon, Samsung, Marvell, LSI, Fujitsu, Cypress (Spansion)
- NEW! Cortex-M7: NXP, Atmel, ST.
- Cortex-M4: NXP, Atmel, ST, Texas Instruments, Open-Silicon, eSilicon, Spansion, Ambiq
- Cortex-M3: Microsemi (Actel), Broadcom, Energy Micro, NXP, ST, TI, Toshiba, Zilog, Accent Srl, Broadcom Corporation, Cypress Semiconductor, Ember, Fuzhou Rockchip Electronics CO. Ltd., Open-Silicon, eSilicon, Spansion (Fujitsu)
- Cortex-M0: Austriamicrosystems, Chungbuk Technopark, NXP, Triad Semiconductor, Melfas, Open-Silicon, eSilicon, Cypress, Infineon, Nuvoton, STMicroelectronics
- Cortex-M0+: NXP, Atmel, Cypress (Spansion), Silicon Labs


Total: Cortex-A 178, Cortex-R 45, Cortex-M 240, ARM7 172, ARM9 271, ARM1 1 82

Feature Set of Various ARM Processors



Instruction Sets

- ARM (32 bit) now referred as AArch32
- Thumb® (16 bit)
- Thumb2: Cortex-Mx processors. Cortex-R, A have Thumb2 + ARM.
- A64 (64 bit) referred as AArch64









Cortex-M Adds:

- Simpler register set.
- More interrupts and exceptions. NVIC
- More breakpoints (to 6)
- 4 Watchpoints.
- SYSTICK timer for RTOSs.
- Fixed address space.
- Bit manipulation.
- Upgrade and downgrade paths.



Washing Massachia

Main



Cortex-M3 Exceptions

Exception handling order is defined by programmable priority

Reset, Non Maskable Interrupt (NMI) and Hard Fault have predefined pre-emption.

NVIC catches exceptions and pre-empts current task based on priority


Program Counter set to exception address in vector table which directs to handler code

	Exception	Name	Priority	Descriptions	
s p	1	Reset	-3 (Highest)	Reset	İ
10d t-u _l ers	2	NMI	-2	Non-Maskable Interrupt	
Fault Mode & Start-up Handlers	3	Hard Fault	-1	Default fault if other hander not implemented	
E & E	4	MemManage Fault	Programmable	MPU violation or access to illegal locations	
m ers	5	Bus Fault	Programmable	Fault if AHB interface receives error	
System	6	Usage Fault	Programmable	Exceptions due to program errors	
	14	PendSV	Programmable	Pendable SerVice request for System Device	
m	16	Interrupt #0	Programmable	External Interrupt #0	
⊑ Custom ⊣andlers	• • •	• • •	• • •	•••	
us					
15 O T	255	Interrupt #239	Programmable	External Interrupt #239	31


SIMD – Single Instruction Multiple Data

- SIMD is a set of instructions that can operate on multiple data sets contained in a register.
- Registers used are the 32 bit general purpose R in ARM.
- Some of the SIMD instructions start with a "S" (signed) or a "U" (unsigned) and with a suffix denoting the size of the operand (116). An example is UADD116.
- Here is the SADD16 instruction:


Two sets of 16 bit operands are taken from 32 bit registers R3 and R0 and are added together (signed) and the 16 bit result stored in the 32 bit register R1:



NEONTM:



NEON:





NEON: is also called Advanced SIMD:

- NEON is both a) another set of more instructions that operate on b) 32 special 64 bit registers.
- NEON works on a 128-bit data path. So on the Cortex-A9, it normally uses two of the 64-bit NEON registers for each of the operands and puts the result back in one or two of them.
- NEON share many instructions with a FPU...and each have their own instructions.
- NEON instructions begin with a "V".
- VADD, VABS, VCGE, VCGT, VEOR, VQADD...
- See ARM appnote DHT0002A "Introducing Neon".
- Cortex-A8, A9, A15, A64, some ARMII devices.

How to program SIMD and NEON:

- Programs are written using assembly language.
- You can also use Intrinsics.
- The compiler can also use automatic vectorization on C or C++ code. (you have to tell the compiler it can do this)
- NEON libraries: This is a good way to do this to avoid writing in assembly. OpenMax and NeIO are two. The executable code will use SIMD and NEON whenever possible.
- See DHT0004A for more information.
- At this time, all ARM Cortex-A series processors have NEON.
- SIMD and NEON used in Video encode/decode, 2D/3D graphics, audio processing...



big.LITTLE™


- Two or more processers share workload
- Processors not always the same.
- Especially helpful for power savings.
- Cortex-A15 and Cortex-A7 are the original.
- Freescale: A5 + M4
- NXP LPC4300 M4 + M0
- Samsung announced a 8 ARM core 5 Octa Processor
- Plenty of others now and more coming.

ARM 64 Bit Architecture

- The latest from ARM....
- Instructions 32 bits.
- 3 I 64 bit registers + PC + SP
- Two execution states: AArch32 and AArch64
- 48 bit addresses to outside world on first chips.
- Microsoft: Windows 8 and RT will work on ARM
- NVIDIA demonstrated Windows 8 on Tegra 3 at CES.
- <u>www.arm.com/files/downloads/ARMv8_Architecture.pdf</u>
- http://www.linaro.org/engineering/armv8

CoreSight Debug & Trace

- CoreSight debug technology delivers enhanced debugging modes and features
- Serial Wire Debug (SWD) Mode
 - 2 wire interface instead of 4 or 5. Most have JTAG too.
- Serial Wire Viewer (SWV)
 - Data R/W, Exceptions, PC Samples
- Enhanced Trace Macrocell (ETM)
 - Adds all the program counters.
 - Provides Code Coverage, Timings,
 Performance Analysis, crash reports.
- Program Trace Macrocell (PTM)
 - Cortex-A9, A15. All program counters.
- Embedded Trace Buffer: small 4 8K trace buffer.



Operating Systems

- Linux
- Windows, WinCE
- Android
- Micrium, ExpressLogic, Quadros, QNX and so on.
- Big differentiator between processors is the MMU.
- Linaro an open source community supported by ARM.
- Keil RTX has BSD or Apache 2.0 license now means this is free.
- CMSIS-Core header files and startup files
- CMSIS-DSP DSP libraries
- CMSIS-RTOS for the RTOS market.
- CMSIS-Packs distribution of processor files and examples.

ARM

World's No. I Embedded Ecosystem

Thank you...

The trademarks featured in this presentation are registered and/or unregistered trademarks of ARM Limited (or its subsidiaries) in the EU and/or elsewhere. All rights reserved. All other marks featured may be trademarks of their respective owners.

Copyright © 2017 ARM Limited