


BPF and Spectre: Mitigating transient execution attacks

Daniel Borkmann (Isovalent, co-maintainer BPF)

μarch is the way a given ISA like x86 is implemented

- Can vary due to different optimization goals or technology shifts
- μarchitectural concepts include:

Branch prediction
Out-of-order execution
Speculative execution



μarch is the way a given ISA like x86 is implemented

Can vary due to different optimization goals or technology shifts

→ µarchitectural concepts include:

Branch prediction
Out-of-order execution
Speculative execution


32 KB Instruction Cache 128 Entry (8 wav) **ITLB** Shared Bus 128 Bit Interface Unit 32 Byte Pre-Decode. Fetch Buffer Instruction 6 Instructions Fetch Unit 18 Entry Instruction Queue Complex Simple Simple Decoder Predicts outcome and target of 7+ Entry µop Buffer Shared branches before they are known 2 Cache (16 way) Register Alias Table and Allocator ↓ 4 µops Retirement Register File 256 Entry 96 Entry Reorder Buffer (ROB) (Program Visible State) L2 DTLB 32 Entry Reservation Station Port 0 Port 1 Port 2 ALU SSE Store Load ALU Shuffle Shuffle Address Address 128 Bit Memory Ordering Buffer FADD (MOB) FDIV Store Load Internal Results Bus 256 32 KB Dual Ported Data Cache 16 Entry **DTLB** Intel Core 2 Architecture

μarch is the way a given ISA like x86 is implemented

- Can vary due to different optimization goals or technology shifts
- μarchitectural concepts include:

Branch prediction
Out-of-order execution
Speculative execution

Avoids pipeline stalls due to waiting on data being fetched from memory



32 KB Instruction Cache 128 Entry (8 wav) **ITLB** Shared Bus 128 Bit Interface uarch is the way a given ISA like x86 is implemented Unit 32 Byte Pre-Decode, Fetch Buffer Can vary due to different optimization goals or Instruction 6 Instructions Fetch Unit 18 Entry technology shifts Instruction Queue uarchitectural concepts include: Complex Simple Simple Decoder 7+ Entry µop Buffer Shared **Branch prediction** 2 Cache (16 wav) **Out-of-order execution** Register Alias Table and Allocator **Speculative execution** ↓ 4 µops Continues execution of instruction Retirement Register File 256 Entry 96 Entry Reorder Buffer (ROB) (Program Visible State) L2 DTLB with predicted outcome. 32 Entry Reservation Station If prediction true: predicted Port 1 Port 2 execution is allowed to commit SSE ALU SSE Store Load Shuffle ALU Shuffle If prediction false: execution has Address Address to be unrolled and re-executed 128 Bit 128 Bit Memory Ordering Buffer FADD (MOB) FDIV Store Load Internal Results Bus 256 32 KB Dual Ported Data Cache 16 Entry **DTLB**

Intel Core 2 Architecture


128 Entry 32 KB Instruction Cache **ITLB** (8 wav) Shared Bus 128 Bit Interface uarch is the way a given ISA like x86 is implemented Unit 32 Byte Pre-Decode. Fetch Buffer Can vary due to different optimization goals or Instruction 6 Instructions Fetch Unit 18 Entry technology shifts Instruction Oueue uarchitectural concepts include: Complex Simple Decoder 7+ Entry µop Buffer Shared **Branch prediction** 2 Cache (16 wav) **Out-of-order execution** Register Alias Table and Allocator **Speculative execution** ↓ 4 µops Continues execution of instruction 256 Entry Retirement Register File 96 Entry Reorder Buffer (ROB) (Program Visible State) L2 DTLB with predicted outcome. 32 Entry Reservation Station If prediction true: predicted "Transient instructions" Port 1 Port 2 execution is allowed to commit SSE Store Load Shuffle ALU Shuffle Branch f prediction false: execution has Address Address Rollback on misspeculation: to be unrolled and re-executed 28 Bit Old register states preserved → restored 128 Bit Memory Ordering Buffer FADD (MOB) FDIV Memory writes are buffered \rightarrow discarded Load Internal Results Bus Cache modifications \rightarrow **not restored** 32 KB Dual Ported Data Cache 16 Entry **DTLB** Intel Core 2 Architecture

128 Entry 32 KB Instruction Cache **ITLB** (8 wav) Shared Bus 128 Bit Interface uarch is the way a given ISA like x86 is implemented Unit 32 Byte Pre-Decode. Fetch Buffer Can vary due to different optimization goals or Instruction 6 Instructions Fetch Unit 18 Entry technology shifts Instruction Queue uarchitectural concepts include: Simple Decoder 7+ Entry µop Buffer Shared **Branch prediction** 2 Cache (16 wav) **Out-of-order execution** Register Alias Table and Allocator **Speculative execution** ↓ 4 µops Continues execution of instruction Retirement Register File 256 Entry 96 Entry Reorder Buffer (ROB) (Program Visible State) L2 DTLB with predicted outcome. 32 Entry Reservation Station If prediction true: predicted "Transient instructions" Port 1 Port 2 execution is allowed to commit SSE Store Load Shuffle ALU Shuffle Branch f prediction false: execution has Address Address Rollback on misspeculation: to be unrolled and re-executed 28 Bit Old register states preserved → restored 128 Bit Memory Ordering Buffer FADD (MOB) FDIV Memory writes are buffered \rightarrow discarded Load observable Internal Results Bus Cache modifications → **not restored** 32 KB Dual Ported Data Cache 16 Entry side-effect! **DTLB** Intel Core 2 Architecture


Covertly leaking data from transient instructions: caches as side-channels

Short primer on caches:


- Provide faster access to frequently used data (the closer to the core, the less time required to load data)
- Difference in access time can be measured by software
- Possible to determine whether an address is cached



Covertly leaking data from transient instructions: caches as side-channels



Covertly leaking data from transient instructions: caches as side-channels



Covertly leaking **example via BPF** (principal is same for different Spectre attacks):

'Leaker' BPF prog: u8 value = *(u8 *)ptr; u32 index = (((value >> bit) & 1) * 0x100) + 0x200; mem_access(&map_value[index]);

Non-speculative domain: points to e.g. BPF map value **Under speculation:** points to attacker controlled address

Examples shown later on how this can be triggered

Covertly leaking **example via BPF** (principal is same for different Spectre attacks):

'Leaker' BPF prog: u8 value = *(u8 *)ptr; u32 index = (((value >> bit) & 1) * 0x100) + 0x200; mem_access(&map_value[index]);

Shift to bit-position to extract individual bits

Covertly leaking **example via BPF** (principal is same for different Spectre attacks):


'Leaker' BPF prog: u8 value = *(u8 *)ptr; u32 index = (((value >> bit) & 1) * 0x100) + 0x200; mem_access(&map_value[index]);


Access address at valid BPF map:


- → map_value[0x200]
- → map_value[0x300]

Covertly leaking **example via BPF** (principal is same for different Spectre attacks):

'Leaker' BPF prog: u8 value = *(u8 *)ptr; u32 index = (((value >> bit) & 1) * 0x100) + 0x200;mem_access(&map_value[index]); Access address at valid BPF map: map value[0x200] map value[0x300] 'Reader' BPF prog: time = ktime_get_ns(); mem_access(&map_value[index]); delta = ktime get ns() - time; // store delta in different BPF map








Microarchitecture & Spectre

Generally any runtime affected, not just BPF, given these are hardware bugs

- → Not triggered by software bugs whatsoever
- → Execution without speculation is safe

Spectre: injecting misspeculation to then covertly leak data via side-channel

→ Different attacks to trigger misspeculation



Microarchitecture & Spectre

Generally any runtime affected, not just BPF, given these are hardware bugs


- → Not triggered by software bugs whatsoever
- → Execution without speculation is safe

Spectre: injecting misspeculation to then covertly leak data via side-channel

→ Different attacks to trigger misspeculation


Example attacks and mitigations shown for BPF runtime

- → **Disclaimer:** not able to cover every aspect due to time limit
- → Focus on Spectre v1/v2/v4
- → Relation to process capabilities



Bounds Check Bypass to gain memory out-of-bounds access under speculation

→ CPU reduces perf penalty by predicting outcome of branches




- → Typically implemented as Pattern History Table (PHT)
- → Predicts outcome of branch taken/not taken
- → Expected to be sometimes wrong (example: induction variable in loop)
- → PC indexed via partial virtual address (e.g. lower bits)
- → Subject to aliasing/interference, see P versus Q

Attack injects misspeculation to array bounds check. Then leaks data when out-of-bounds.


```
if (x < *array_max) {
    val = array[x];
    // leak val (as shown earlier)
}</pre>
array_max not in cache
    (condition mispredicted to be
    in-bounds)
```

(Image from https://arxiv.org/pdf/1804.00261.pdf)

Example attack in BPF, 1: load slowly-loaded value and turn into constant




Example attack in BPF, 1: load slowly-loaded value and turn into constant




Two mitigation approaches performed by BPF verifier

- → Eliminate speculation if possible by rewrite with constants
- → Safely **redirect speculation** to be within array bounds



Two mitigation approaches performed by BPF verifier

- → Eliminate speculation if possible by rewrite with constants
- → Safely **redirect speculation** to be within array bounds



Two mitigation approaches performed by BPF verifier

- → Eliminate speculation if possible by rewrite with constants
- → Safely **redirect speculation** to be within array bounds

offset is "inbounds"

```
Redirected speculation:

// r2 = unknown but in [0,32]

w11 = 32

r11 -= r2

r11 |= r2

r11 = -r11

r11 s>>= 63

r11 &= r2

r4 += r11

r4 = *(u8 *)(r4 +0)

// leak r4
```

Example	r2 speculation: 31 (0x1F) max value: 32 (0x20)	r2 speculation: 34 (0x22) max value: 32 (0x20)
w11 = 32	000000000000000000000000000000000000000	
r11 -= r2	000000000000000000001	
r11 = r2	000000000000001f	
r11 = -r11	fffffffffffffe1	
r11 s>>= 63	ffffffffffffff	
r11 &= r2	000000000000001f	
r4 += r11	→ r4 += 31	

Two mitigation approaches performed by BPF verifier

- → Eliminate speculation if possible by rewrite with constants
- → Safely **redirect speculation** to be within array bounds

offset is "inbounds"

```
Redirected speculation:

// r2 = unknown but in [0,32]

w11 = 32

r11 -= r2

r11 |= r2

r11 = -r11

r11 s>>= 63

r11 &= r2

r4 += r11

r4 = *(u8 *)(r4 +0)

// leak r4
```

Example	r2 speculation 31 (0x1F) max value: 3z (0x20)	r2 speculation: 34 (0x22) max value: 32 (0x20)
w11 = 32	000000000000000000000000000000000000000	
r11 -= r2	000000000000000001	
r11 = r2	0000000000000001f	
r11 = -r11	ffffffffffffffffe1	
r11 s>>= 63	ffffffffff fffff	
r11 &= r2	000000000000001f	
r4 += r11	→ r4 += 31	

Two mitigation approaches performed by BPF verifier

- → Eliminate speculation if possible by rewrite with constants
- → Safely **redirect speculation** to be within array bounds

offset is "inbounds"

offset is "out-of-bounds"

```
Redirected speculation:

// r2 = unknown but in [0,32]

w11 = 32

r11 -= r2

r11 |= r2

r11 = -r11

r11 s>>= 63

r11 &= r2

r4 += r11

r4 = *(u8 *)(r4 +0)

// leak r4
```

Example	r2 speculation: 31 (0x1F) max value: 32 (0x20)	r2 speculation: 34 (0x22) max value: 32 (0x20)
w11 = 32	000000000000000000000000000000000000000	000000000000000000000000000000000000000
r11 -= r2	00000000000000001	fffffffffffffe
r11 = r2	000000000000001f	fffffffffffffe
r11 = -r11	fffffffffffffe1	00000000000000000
r11 s>>= 63	ffffffffffffff	00000000000000000
r11 &= r2	000000000000001f	0000000000000000
r4 += r11	→ r4 += 31	→ r4 += 0

Two mitigation approaches performed by BPF verifier

- → Eliminate speculation if possible by rewrite with constants
- → Safely **redirect speculation** to be within array bounds

offset is "inbounds"

offset is "out-ofbounds"

```
Redirected speculation:

// r2 = unknown but in [0,32]

w11 = 32

r11 -= r2

r11 |= r2

r11 = -r11

r11 s>>= 63

r11 &= r2

r4 += r11

r4 = *(u8 *)(r4 +0)

// leak r4
```

Example	r2 speculation: 31 (0x1F) max value: 32 (0x20)	r2 speculation 34 (0x22) max value: 32 (0x20)
w11 = 32	000000000000000000000000000000000000000	000000000000000000000000000000000000000
r11 -= r2	00000000000000001	fffffffffffffffffffffffffffffffffffffff
r11 = r2	000000000000001f	fffffffffffffffffffffffffffffffffffffff
r11 = -r11	fffffffffffffe1	000000000000000000000000000000000000000
r11 s>>= 63	ffffffffffffff	000000000000000000000000000000000000000
r11 &= r2	000000000000001f	000000000
r4 += r11	→ r4 += 31	→ r4+€0

Two mitigation approaches performed by BPF verifier

- → Eliminate speculation if possible by rewrite with constants
- → Safely **redirect speculation** to be within array bounds

offset is "inbounds" offset is "out-ofbounds"

```
Redirected speculation:

// r2 = unknown but in [0,32]

w11 = 32

r11 -= r2

r11 |= r2

r11 = -r11

r11 s>>= 63

r11 &= r2

r4 += r11


r4 = *(u8 *)(r4 +0)

// leak r4
```

Example	r2 speculation: 31 (0x1F) max value: 32 (0x20)	r2 speculation 34 (0x22) max value: 32 (0x20)
w11 = 32	000000000000000000000000000000000000000	000000000000000000000000000000000000000
r11 -= r2	00000000000000001	fffffffffffffffffffffffffffffffffffffff
r11 = r2	000000000000001f	fffffffffffffffffffffffffffffffffffffff
r11 = -r11	fffffffffffffe1	000000000000000000000000000000000000000
r11 s>>= 63	fffffffffffff	000000000000000000000000000000000000000
r11 &= r2	Speculation is "redirected" branchless to be "in-bounds"	
r4 += r11	→ r4 += 31	→ r4 +€ 0

Two mitigation approaches performed by BPF verifier

- → Eliminate speculation if possible by rewrite with constants
- → Safely **redirect speculation** to be within array bounds



Steps done by BPF verifier:

- → Observes pointer move, derives max register offset/limit
- → Spawns a new verification path to simulate program under truncation (r4 += 0 case)
- → Rewrites pointer arithmetic with masking

Example attack in BPF, 2: pointer type confusion under speculation

```
Can BPF verifier conclude that this is safe?


// r0 = pointer to a map array entry
// r6 = pointer to readable stack slot
// r9 = scalar controlled by attacker

1: r0 = *(u64 *)(r0)
2: if r0 != 0x0 goto line 4
3: r6 = r9
4: if r0 != 0x1 goto line 6
5: r9 = *(u8 *)(r6)
6: // leak r9
```

Example attack in BPF, 2: pointer type confusion under speculation

```
Can BPF verifier conclude that this is safe?
                                                       No! Under misspeculation this can be executed:
// r0 = pointer to a map array entry
// r6 = pointer to readable stack slot
                                                       // r6 = pointer to readable stack slot
// r9 = scalar controlled by attacker
                                                       // r9 = scalar controlled by attacker
1: r0 = *(u64 *)(r0)
                                                       1: ...
                                 cache-miss
2: if r0 != 0x0 goto line 4
                                                       2: ...
3: r6 = r9
                                                       3: r6 = r9
4: if r0 != 0x1 goto line 6
                                                       4: ...
5: r9 = *(u8 *)(r6)
                                                       5: r9 = *(u8 *)(r6)
                                                       6: // leak r9
6: // leak r9
```

Example attack in BPF, 2: pointer type confusion under speculation



Attacker trains branch predictor from user space at 'colliding' indices in PHT, both as: not taken

Mitigation approach performed by BPF verifier

→ Verify 'impossible' paths for safety that can be reached from speculation

No! Under misspeculation this can be executed:


```
// ...
// r6 = pointer to readable stack slot
// r9 = scalar controlled by attacker

1: ...
2: ...
3: r6 = r9
4: ...
5: r9 = *(u8 *)(r6)
6: // leak r9
```

Steps done by BPF verifier:

- → Spawns a new verification path to simulate unreachable paths from non-speculative domain
- → Verifier ensures that program paths from speculative domain do not prune non-speculative ones
- → Rejects program when e.g. type confusion observed

Branch Target Buffer (BTB) reduces perf penalty by predicting path of branches



How is BPF affected? Everything that is having indirect calls.

→ Example 1: Indirect calls inside helpers or first entry into the BPF program itself

→ **Example 2:** BPF tail calls used in BPF code

(Not covered in this talk, see appendix.)

```
static inline int parse_eth_proto(struct __sk_buff *skb, __u16 proto)
{
    bpf_tail_call(skb, &jmp_table, proto);
    return 0;
}
Based on dynamic target
index for BPF tail call
map, it continues
execution on target prog
}
```

BPF tail calls: How do they work internally? Think of execv(3) ...

```
Interpreter
                                                         JITed
// R1: pointer to ctx
                                                     33:
                                                                 %edx,0x24(%rsi)
                                                          cmp
// R2: pointer to array (tail call map)
                                                     36:
                                                          jbe
                                                                 0x63
// R3: index
                                                     38:
                                                                 0x24(%rbp),%eax
                                                          mov
                                                     3e:
                                                          cmp
                                                                 $0x20,%eax ; 0x20: MAX TAIL CALLS
if (unlikely(index >= array->map.max entries))
                                                          ja
                                                     41:
                                                                 0x63
                                                     43:
     goto next insn;
                                                          add
                                                                 $0x1,%eax
if (unlikely(tail call cnt >= MAX TAIL CALLS))
                                                     46:
                                                                 %eax,0x24(%rbp)
                                                          mov
     goto next insn;
                                                     4c:
                                                                 0x90(%rsi,%rdx,8),%rax ; get prog
                                                          mov
tail call cnt++;
                                                     54:
                                                                 %rax,%rax
                                                          test
                                                     57:
                                                          je
                                                                 0x63
prog = READ ONCE(array->ptrs[index]);
                                                     59:
                                                                 0x28(%rax),%rax
                                                          mov
if (!prog)
                                                     5d:
                                                                 $0x25,%rax
                                                          add
                                                                                   ; offset to entry
                                                     61:
                                                                 *%rax
                                                                                    ; indirect jump
     goto next insn;
                                                          impa
                                                     63:
                                                          // fallthrough path
insn = prog->insnsi;
goto next insn;
                                            Subject to misspeculation!
```

JIT mitigation, part 1: retpoline (return trampoline) to trap speculation in loop

```
JITed, unprotected
                                                       JITed, w/ mitigation
[\ldots]
                                                       [\ldots]
             0x90(%rsi,%rdx,8),%rax
                                      ; get prog
                                                                   0x90(%rsi,%rdx,8),%rax ; get prog
     mov
                                                            mov
54:
            %rax,%rax
                                                       54:
                                                                   %rax,%rax
     test
                                                            test
57:
     ie
            0x63
                                                       57:
                                                            ie
                                                                   0x72
           0x28(%rax),%rax
                                                      59:
                                                                   0x28(%rax),%rax
59:
     mov
                                                            mov
            $0x25,%rax
                                                       5d:
                                                                   $0x25,%rax
5d:
     add
                               ; offset to entry
                                                            add
                                                                                       ; offset to entry
             *%rax
                               ; indirect jump
                                                            callq
                                                                                       ; 61-71: retpoline
61:
                                                      61:
                                                                   0x6d
     jmpq
     // fallthrough path
63:
                                                      66:
                                                            pause
                                                      68:
                                                            lfence
                                                                                     Capturing CPU
                                                      6b:
                                                            jmp
                                                                   0x66
                                                                                     speculation in loop.
                          Modifies return stack to
                                                      6d:
                                                                   %rax,(%rsp)
                                                            mov
                          force "return" to target.
                                                      71:
                                                            retq
                                                            // fallthrough path
                                                      72:
                                                                      pause: to relinquish pipeline resources
```


Ifence: as speculation barrier

i.e. both stop CPU from wasting power/time

JIT mitigation/optimization, part 2: remove possibility to speculate via direct call

```
JITed, w/ retpoline
                                                       JITed, w/ direct call: no prog in map
[\ldots]
                                                       [\ldots]
            0x90(%rsi,%rdx,8),%rax ; get prog
                                                            nopl
                                                                   0x0(%rax,%rax,1)
     mov
                                                      4c:
54:
            %rax,%rax
                                                      51:
                                                            // fallthrough path
     test
57:
     ie
            0x72
           0x28(%rax),%rax
59:
     mov
            $0x25,%rax
5d:
     add
                              ; offset to entry
                                                                            Plain nop to force fall-through.
61:
     callq
            0x6d
                              ; 61-71: retpoline
66:
     pause
68:
     1fence
6b:
     jmp
            0x66
            %rax,(%rsp)
6d:
     mov
71:
     retq
     // fallthrough path
72:
```

JIT mitigation/optimization, part 2: remove possibility to speculate via direct call




- → Possible if map & key is constant, that is, not dynamic & same from different paths
- → Update on map triggers image update
- → Transitions: nop→jmp (insertion), jmp→nop (deletion), jmp→jmp (update)
- → Otherwise if preconditions not satisfied: emission of retpoline

libbpf: small helper for BPF program authors called bpf_tail_call_static()

→ Performance studies (<u>here</u> & <u>here</u>): cost of one tail call drops more than half

Memory disambiguator: memory dependence speculation

→ Given OOO instruction execution, it predicts whether load depends on earlier store




- → Ambiguous dependency also forces "sequentiality"
- → To increase CPU's instruction level parallelism, it needs disambiguation mechanisms that are either safe or recoverable (from speculation)
- → Dependency prediction expected to be sometimes wrong

Attack (Speculative Store Bypass) triggers misspeculation so that memory load executes ahead of dependant older store. A 'gadget' code can read stale data and utilize it for leaking.

(Do all these point to the same memory location?)

Memory disambiguator: memory dependence speculation

→ Given OOO instruction execution, it predicts whether load depends on earlier store




- → Ambiguous dependency also forces "sequentiality"
- → To increase CPU's instruction level parallelism, it needs disambiguation mechanisms that are either safe or recoverable (from speculation)
- → Dependency prediction expected to be sometimes wrong

Attack (Speculative Store Bypass) triggers misspeculation so that memory load executes ahead of dependant older store. A 'gadget' code can read stale data and utilize it for leaking.


1:	store pointer_A to [mem]	7	1:	store pointer_A to [mem]
N:	store pointer_B to [mem]		N+1:	load from [mem]
N+1:	load from [mem]		N:	store pointer_B to [mem]

(dependency misspeculation → reordering)


Example attack in BPF: crafting 'fast' versus 'slow' registers



Example attack in BPF: crafting 'fast' versus 'slow' registers



Example attack in BPF: crafting 'fast' versus 'slow' registers



Mitigation: emission of Ifence instruction by BPF verifier as speculation barrier

Mitigated version:

```
*(u64 *)(r10 -16) = r7

nospec

r2 = *(u64 *)(r9 -16)

r3 = *(u8 *)(r2 +0)

// leak r3
```

Steps done by BPF verifier:

- → Observes pointer spill/fills to BPF stack
- → Observes 'first-use' of BPF stack slots (data or pointers)
- → Inserts nospec BPF instruction after store
- JIT backends like x86 translate to Ifence
- → Now subsequent load cannot overtake anymore

Relation to Process Capabilities



Privileged BPF (CAP_BPF & CAP_PERFMON), e.g. used for tracing:

- → Programs have v2 mitigations enabled as aligned with rest of kernel
- → Performance impact low given retpoline-avoidance optimizations
- Generally little practical impact for vast majority of BPF projects

Unprivileged BPF (no CAPs) if available/enabled¹, e.g. reuseport programs:

- → Programs have all v1/v2/v4 mitigations transparently enabled
- → Performance impact low-medium depending on v2/v4 mitigations involved

BPF runtime transparently applies Spectre v1/v2/v4 mitigations

- → Mitigations like masking harden the code also for non-Spectre attacks
- → They are applied in addition to the mitigations enforced by the kernel

BPF runtime transparently applies Spectre v1/v2/v4 mitigations

- → Mitigations like masking harden the code also for non-Spectre attacks
- → They are applied in addition to the mitigations enforced by the kernel

BPF verifier performing deeper static analysis than compilers:

→ Spawns program path analysis also under speculative execution



BPF runtime transparently applies Spectre v1/v2/v4 mitigations

- → Mitigations like masking harden the code also for non-Spectre attacks
- → They are applied in addition to the mitigations enforced by the kernel

BPF verifier performing deeper static analysis than compilers:

→ Spawns program path analysis also under speculative execution

BPF verifier also eliminates speculation possibilities for v1/v2 where possible:

- → Pointer ALU rewrites with constant offsets instead of register-based offsets
- → Transforms indirect jumps into direct jumps where retpolines can be avoided



BPF runtime transparently applies Spectre v1/v2/v4 mitigations

- → Mitigations like masking harden the code also for non-Spectre attacks
- → They are applied in addition to the mitigations enforced by the kernel

BPF verifier performing deeper static analysis than compilers:

→ Spawns program path analysis also under speculative execution

BPF verifier also eliminates speculation possibilities for v1/v2 where possible:

- → Pointer ALU rewrites with constant offsets instead of register-based offsets
- → Transforms indirect jumps into direct jumps where retpolines can be avoided

BPF verifier applies mitigations for v4 only when necessary:

- → Pointer spill/fill to BPF stack (e.g. under register pressure from LLVM side)
- → Initial BPF stack usage to prevent read of prior stack data

Thank you!

Jann Horn (Google, Project Zero)

Piotr Krysiuk (Symantec, Threat Hunter Team)


Benedict Schlüter (Ruhr University Bochum)

Adam Morrison (Tel Aviv University)

John Fastabend (Isovalent)

Alexei Starovoitov (Facebook)

... and whole BPF and netdev community!



(Appendix: extract of BPF-related commits for more details on mitigation work)

Appendix: Spectre v1 & BPF work (extract)

```
<u>b2157399cc98</u> ("bpf: prevent out-of-bounds speculation")
<u>be95a845cc44</u> ("bpf: avoid false sharing of map refcount with max entries")
                ("bpf: properly enforce index mask to prevent out-of-bounds speculation")
c93552c443eb
979d63d50c0c
                ("bpf: prevent out of bounds speculation on pointer arithmetic")
                ("bpf: fix sanitation of alu op with pointer / scalar type from different paths")
d3bd7413e0ca
9d5564ddcf2a
                ("bpf: fix inner map masking to prevent oob under speculation")
3612af783cf5
                ("bpf: fix sanitation rewrite in case of non-pointers")
f232326f6966
                ("bpf: Prohibit alu ops for pointer types not defining ptr limit")
<u>10d2bb2e6b1d</u> ("bpf: Fix off-by-one for area size in creating mask to left")
7fedb63a8307
                ("bpf: Tighten speculative pointer arithmetic mask")
<u>b9b34ddbe207</u> ("bpf: Fix masking negation logic upon negative dst register")
801c6058d14a ("bpf: Fix leakage of uninitialized bpf stack under speculation")
bb01a1bba579 ("bpf: Fix mask direction swap upon off reg sign change")
```

Appendix: Spectre v1 & BPF work (extract /2)

```
    a7036191277f ("bpf: No need to simulate speculative domain for immediates")
    fe9a5ca7e370 ("bpf: Do not mark insn as seen under speculative path verification")
    9183671af6db ("bpf: Fix leakage under speculation on mispredicted branches")
    e042aa532c84 ("bpf: Fix pointer arithmetic mask tightening under state pruning")
```

Appendix: Spectre v2 & BPF work (extract)

```
290af86629b2
                ("bpf: introduce BPF JIT ALWAYS ON config")
a493a87f38cf
                ("bpf, x64: implement retpoline for tail call")
ce02ef06fcf7
                ("x86, retpolines: Raise limit for generating indirect calls from switch-case")
a9d57ef15cbe
                ("x86/retpolines: Disable switch jump tables when retpolines are enabled")
09772d92cd5a
                ("bpf: avoid retpoline for lookup/update/delete calls on maps")
                ("bpf, x86, arm64: Enable jit by default when not built as always-on")
81c22041d9f1
da765a2f5993
                ("bpf: Add poke dependency tracking for prog array maps")
                ("bpf: Constant map key tracking for prog array pokes")
d2e4c1e6c294
428d5df1fa4f
                ("bpf, x86: Emit patchable direct jump as tail call")
cc52d9140aa9
                ("bpf: Fix record func key to perform backtracking on r3")
75ccbef6369e
                ("bpf: Introduce BPF dispatcher")
7e6897f95935
                ("bpf, xdp: Start using the BPF dispatcher for XDP")
0e9f6841f664
                ("bpf, libbpf: Add bpf tail call static helper for bpf programs")
```

Appendix: Spectre v4 & BPF work (extract)

```
<u>af86ca4e3088</u> ("bpf: Prevent memory disambiguation attack")
```

<u>f5e81d111750</u> ("bpf: Introduce BPF nospec instruction for mitigating Spectre v4")

<u>2039f26f3aca</u> ("bpf: Fix leakage due to insufficient speculative store bypass mitigation")