Khulna University of Engineering and Technology

Course no. CSE 4224

Course title: Digital System Design Laboratory



Report on
Project making SAP-1 computer in Logisim

Project done by:

Kazi Ziaul Hassan (1607061)

Md. Golam Kaochhar (1607100)

进Objectives?

The main objectives of this project are given below:

- → To learn about SAP-1 computer.
- → To learn about different component of SAP-1 computer.
- To desinger a SAP-1 computer using logisim.
 - To warn about instruction of SAP-1 computer.

田 Introduction?

basic model of a micro-processor Ats primary purpose is to develop basic runderstanding purpose is to develop basic runderstanding f how a microprocessor works, interacts with memory and other parts of the system like input and autput.




Fig1: SAP-1 Architecture

The SAP-1 computer is the first state towards modern or computer and its instruction set is very simple and limited.

In Fig-1, we can see the an architecture of SAP-1 computer. Actually, its a bus organized computer. It has a 8 bit bus and all the components are connected to the bus like, PC, Ace, B neg, Adder-subtractor. e.t. c. In this architecture the accumulator B register and output register all are 8 bit register. But accumular can receive and send data on the other hand the rest only can receive data from the bus.

*Program Counter: Actually this is a 4 bit counter. So, it can count from 0000 to \$1111.

The PC is reset to 0000 before each program run. When, the computer run begins, the PC sends address 0000 to the memory and increamented. After each instruction fetched and executed the PC sends it data to the memory and get increamented.

A supert and MAR: It includes the address and data switch registers. It sends address bit and data bits to the RAM. As, instructions and data word are written into RAM before a computer run. During a computer run. the address in the PC is latched into MAR. Then the BO MAR applies the 4 bit address to RAM, where the read operation is performed.

* The RAM: The RAM is a 16 x8 static TTL RAM. It stores the Instruction and data in the memory befor the computer run. The RAM receives 4 bit address to from the MAR and read the instructions or data from the location and place it in the bus. memory and get increamented

* Instruction Register (SR): The RAM sends 8 bit instruction to the bus. 1 against Actually every instruction has 2 pasts. They are: Opcode and oparand. Opcode is the upper 4 bit and oparand is the lower 4 bit. The IR receive receive the data from the bus sent by the RAM. Then, of split it into opcode and operand. Then, IR send opcode to Control sequence and operand to bees again.

assis

of SAR-1 computer. Actually it controls the SAR-1 computer. The SAR-1 computer has a control word contain 12 bits. The format

CON = CPEPIM CE [I.E. LA EA SUEU IB Lo
This word determines how the registers
will recent to the next positive clock
edge:

* Accumulator: Accumulator is a buffer register that stores intermediate answer during a computer run. It has two outputs.

The two-state output goes directly to the ADDER-SUBTRACTOR and the three-state output goes it is the only register in SAP-1 computer which can send data to the bus and receive data from the bus.

can perform cody only two mathematical operation. They are: Addition and Subtraction. When, Su=0, then 8=A+B When, Su=1, then 8=A+B.

The Adder-Subtractor can send the result to the bus when Eu is high.

*B register: The B is another buffer register in SAP-1 computer. But it can only receive data from bus do not send to bus. It can send data to Adder_Subtractor for mathematical binary operation.

*Output register. At the end of the computer our the accumulator contains the answer to the problem being solved when Earl and Io = 0, the next positive clock adje




Fig2: Circuit Diagram

register.

The output register is often called an output post because processed data ear leave the computer through this register.

of 8 LEDs. Because, each LED connects to one flip-flop of the output post, the binary display can show the content of output registern

* Instruction set of SAP-1 computer:

There are only 5 instruction in SAP-1 computer. They are:-

- LDA: LDA stands for "Load The Accumulator".

A complete LDA instruction includes the
hex address of data to be loaded.

-ADD: A complete add instruction includes the nex address of data to be added with the data of accumulator.

Ex: ADD 9H

This means Replace Ace with the Acet & data of 94 location.

-SUB: A complete SUB instruction Includes the nex address of data to be subtracted with the data of accumulator

Ex: SUB 7H

This means replace Ace with the

Acc-data of 7H location.

-OUT: When the OUT instruction is executed, The SAP-1 computer transfer the accumulator content to ordput register.

-HLT: HLT instruction tells the SAP-I computor to stop the program, It is must to use HLT at end of every SAP-I program.

由 Discussion and Condusion:

In this project, the design of a SAP-1 computer is completed. Each end every component of a SAP-1 computed is designed from scraeh in logisim. Finally by adding the component with the bus the SAP-1 computer is created. The successful run of a program in the SAP-1 computer has also done. By doing this project the important knowledge about SAP-1 computer is gathered. This knowledge will help us very much in Future in designing complex computer So, the project is a successful one.