

The ARM Architecture

PANTECH SOLUTIONS



Agenda

The ARM logo is located in the top right corner. It consists of the letters "ARM" in a bold, blue, sans-serif font. To the right of the text is a stylized blue geometric logo made of interconnected lines forming a cube-like structure.

ARM

- Introduction to ARM Ltd
- Programmers Model
- Instruction Set
- System Design
- Development Tools

- Founded in 1990
 - Spun out of Acorn Computers
- Designs the ARM range of RISC processor
- Licenses ARM core for Design Partners
 - ARM does not fabricate Silicon on own
- Develops technology to assist with ARM Arch.
 - Software Tools
 - Boards | Debug Hardware | Peripherals
 - Application Software | Bus Architecture

IP – Intellectual Property



- ARM provides hard and soft views to licensees
 - RTL and Synthesis Overflow
 - GDSII Layout
- Licensees have the right to use hard or soft views of the IP
 - Soft views include gate level net-list
 - Hard view are DSMs
- OEMs must use Hard Views
 - To protect ARM IP


ARM Overview

ARM

ARM

IP Core
RTL / GDSII
Layout

Silicon
Manufacturer
NXP | Atmel |
SAMSUNG | INTEL



Development
Tools
IDE/Debugger
ICE

IAR
KEIL
Realview...



ARM Overview



- Shipped in excess of 10 billion units since 1990.
- Over 1300 new chip designs with ARM IP in 2007
- Licensed by majority of world's leading Semiconductor manufacturers
- At least 90 processors are shipped every second.
- *isuppli* predicts over 5 billion chips/year will ship in 2011.

Markets

ARM[®]

The FIVE key markets are:

Embedded Solutions

- Smart Cards
- Automotive
- Dashboard Controls

Enterprise Solutions

- Flash Cards
- Hard Disks
- Printers

Home Solutions

- Still Cameras
- Digital TV
- Set Top Box

Mobile Solutions

- Bluetooth
- PDA
- Smart Phone

Emerging Applications

- Gaming
- Robot
- And much more....

90 % of the mobile handsets
use ARM Technology

Processor Licensee



- ARM licenses its microprocessor IP to majority of the semiconductor companies.

Family	Licenses
Cortex™	47
ARM11™	66
ARM9™	247
ARM7™	155

Why ARM ?




The ARM logo is located in the top right corner of the slide. It consists of the letters "ARM" in a bold, blue, sans-serif font, with a small trademark symbol (TM) to the upper right of the "M". The logo is set against a light blue background that features a faint, stylized geometric pattern of interconnected lines.

- Built in architecture extensions
 - THUMB[®]2 - Greatly improved code density
 - DSP - Signal process directly in the RISC core
 - Jazelle[®] - Java acceleration
 - Trustzone[™] - Maximum Security Environment
- Core Performance
- Tools of Choice
- Wide Support
- Low Power Consumption

Architecture Extensions

ARM

- Improved Code Density
- Improved Performance
- Power Efficiency




ARM
Thumb-2
Thumb

Architecture Extensions...

ARM

- The TrustZone®
 - Provide a Trusted Execution Environment (TEE)
 - Consistent programming model across platforms and applications
 - Hardware backed security environment

TrustZone®
Security Foundation by ARM®



Architecture Extensions...


The ARM logo is located in the top right corner. It consists of the letters "ARM" in a bold, blue, sans-serif font. To the left of the text is a stylized blue geometric logo made of interconnected lines forming a cube-like structure.

- Jazelle®
 - Technology to enable Jazelle H/w in any existing JVM
 - Full featured multi-tasking Java Virtual Machine JVM
 - Enables acceleration of execution environments

The Jazelle logo features a stylized lowercase 'j' in blue with two small circles above it, followed by the word 'azelle' in a black sans-serif font. A registered trademark symbol (®) is at the end.
Execution Environment
Acceleration by ARM®

Apple iPhone Key Design Win for NXP ARM

ARM



Significant Design-Win Americas: Q4 2006

ARM

Significance	Used LPC900 MCUs to beat Microchip on high volume consumer product	<p>Automation Bank machine can be chosen as world platform by Diebold.</p> <p>Provides stronger security system in this kind of product.</p> <div data-bbox="987 626 1271 733" data-label="Image"> </div> <div data-bbox="1296 601 1642 1065" data-label="Image"> </div>	
Customer	Diebold - Procomp		
MMS DW Product	LPC2144FBD64-S		
Other NXP/MMS part types			
End Product	Automation Bank Machine		
Application	Banking		
Quantity (EAU)	50k units		
Value (3yr/5yr auto)	\$1.00 mil (3yr)		
NXP Competitive Advantage	NXP MCU is most competitive package product solution	Sales Engineer	Marcelo Gonçalves

ARM Partnership Model

ARM



ARM7 Family

The ARM logo is located in the top right corner of the slide. It consists of the letters "ARM" in a bold, blue, sans-serif font, with a small registered trademark symbol (®) to the upper right of the "M". The logo is set against a background of stylized, overlapping blue geometric shapes that resemble a molecular or network structure.

- ARM7 Family Includes...

ARM7TDMI

- T - Thumb® instruction set
- D - Debug extension
- M-Enhanced multiplier (32x8)
- I-Embedded ICE

ARM7EJ-S

- E – DSP Extension
- J – Jazelle®, Java Extension
- S – Synthesizable

ARM7TDMI-S (ARM v4T)

- T - Thumb® instruction set
- D - Debug extension
- M-Enhanced multiplier (32x8)
- I-Embedded ICE
- S – Synthesizable Macro

ARM720T

- T – Thumb
- Uses ARM7TDMI-S CPU
- MMU Included

End Products

ARM



Agenda


The ARM logo is located in the top right corner of the slide. It consists of the letters "ARM" in a bold, blue, sans-serif font, with a small trademark symbol (TM) to the upper right. The logo is set against a background of blue, stylized, overlapping geometric shapes that resemble a molecular or circuit-like structure.

- Introduction to ARM Ltd
- **Programmers Model**
- Instruction Set
- System Design
- Development Tools

Bus Width

ARM

- ARM7 is a 32-bit architecture
- Data Paths and Instructions (ARM) are 32 bits wide
- Von-Nuemann Architecture
 - Instructions and Data use same bus
- Thumb Mode
 - Subset of 16-bit instructions
 - Code density optimization



Thumb State


The ARM logo is located in the top right corner of the slide. It consists of the letters "ARM" in a bold, blue, sans-serif font, with a small trademark symbol (TM) to the upper right of the "M". The logo is set against a background of stylized, overlapping blue geometric shapes that resemble a circuit board or a network diagram.

- Set of instructions re-coded into 16 bits
 - Improved code density by ~ 30%
 - saving program memory space
- In Thumb state only the program code is 16-bit wide
 - after fetching the 16-bit instructions from memory, they are de-compressed to 32 bit instructions before they are decoded and executed
 - all **operations are still 32-bit** operations

Data Types and Alignment

- Definitions (Little endian or big endian are options):

- Word = 32 bits (four bytes)
- Halfword = 16 bits (two bytes)
- Byte = 8 bits



- DATA when used in ARM
 - Byte : 8 bits
 - Half Word : 16 bits (2 Bytes)
 - Word : 32 bits (4 Bytes)
- Instruction Set of most ARMs
 - 32 bits ARM Instruction Set
 - 16 bits Thumb Instruction Set

Processor Modes

The ARM logo is located in the top right corner of the slide. It consists of the letters "ARM" in a bold, blue, sans-serif font, with a small trademark symbol (TM) to the upper right of the "M". The logo is set against a background of faint, overlapping blue geometric shapes.

User

- Unprivileged Mode
- Most tasks run on this mode

FIQ

- Entered when a high priority Interrupt is occurred

IRQ

- Entered when a low priority interrupt (normal) is occurred

Supervisory

- Entered on Reset
- Entered on Software Interrupt

Abort

- To handle memory access violations

Undefined

- To handle un-defined instructions

System

- Privileged mode using the same registers as user mode

The ARM Register Set

ARM

Current Visible Registers

Abort Mode


r0
r1
r2
r3
r4
r5
r6
r7
r8
r9
r10
r11
r12
r13 (sp)
r14 (lr)
r15 (pc)
cpsr
spcr

Banked out Registers

User	FIQ	IRQ	SVC	Undef
	r8			
	r9			
	r10			
	r11			
	r12			
r13 (sp)	r13 (sp)	r13 (sp)	r13 (sp)	r13 (sp)
r14 (lr)	r14 (lr)	r14 (lr)	r14 (lr)	r14 (lr)
	spsr	spsr	spsr	spsr

Register Organization Summary

ARM




Note: System mode uses the User mode register set

The Registers



- ARM has 37 registers all of which are 32 bits long
 - 1 dedicated Program Counter
 - 1 dedicated Current Program Status Register (CPSR)
 - 5 dedicated Saved Program Status Register (SPSR)
 - 30 General Purpose Register
- The current processor mode governs the access of register banks
 - A particular set of **r0-r12** registers
 - A particular **r13** (stack pointer) and **r14** (link register, LR)
 - The program counter (**PC**)
 - The current program status register (**CPSR**)
- Privileged Mode can access
 - A particular **SPSR** (Saved Program Status Register)

Program Status Registers



- Condition code flags
 - N = Negative result from ALU
 - Z = Zero result from ALU
 - C = ALU operation Carried out
 - V = ALU operation overflowed
- Sticky Overflow flag - Q flag
 - Architecture 5TE/J only
 - Indicates if saturation has occurred
- J bit
 - Architecture 5TEJ only
 - J = 1: Processor in Jazelle state


- Interrupt Disable bits.
 - I = 1: Disables the IRQ.
 - F = 1: Disables the FIQ.
- T Bit
 - Architecture xT only
 - T = 0: Processor in ARM state
 - T = 1: Processor in Thumb state
- Mode bits
 - Specify the processor mode

Registers in Thumb State



- The Thumb state register set is a subset of the ARM state set. The programmer has direct access to:
 - eight general registers r0 - r7
 - the program counter PC
 - a Stack pointer SP
 - a Link register LR
 - the current program status register CPSR
- In Thumb state, the high registers (r8 - r12) are not part of the standard register set. The assembly language programmer has limited access to them, but can use them for fast temporary storage

Thumb vs. ARM



Program Counter (r15)

The ARM logo is located in the top right corner of the slide. It consists of the letters "ARM" in a bold, blue, sans-serif font, with a small registered trademark symbol (®) to the upper right of the "M". The logo is set against a background of stylized, overlapping blue geometric shapes that resemble a circuit board or a network diagram.


- When the processor is executing in ARM state:
 - All instructions are 32 bits wide
 - All instructions must be word aligned
 - Therefore the **pc** value is stored in bits [31:2] with bits [1:0] undefined (as instruction cannot be halfword or byte aligned).
- When the processor is executing in Thumb state:
 - All instructions are 16 bits wide
 - All instructions must be halfword aligned
 - Therefore the **pc** value is stored in bits [31:1] with bit [0] undefined (as instruction cannot be byte aligned).
- When the processor is executing in Jazelle state:
 - All instructions are 8 bits wide
 - Processor performs a word access to read 4 instructions at once

Exception Handling

ARM

- When an exception occurs, the ARM:
 - Copies CPSR into SPSR_<mode>
 - Sets appropriate CPSR bits
 - Change to ARM state
 - Change to exception mode
 - Disable interrupts (if appropriate)
 - Stores the return address in LR_<mode>
 - Sets PC to vector address
- To return, exception handler needs to:
 - Restore CPSR from SPSR_<mode>
 - Restore PC from LR_<mode>

This can only be done in ARM state.




Vector Table

Vector table can be at
0xFFFF0000 on ARM720T
and on ARM9/10 family devices

Development of ARM Architecture

ARM



Agenda

The ARM logo is located in the top right corner of the slide. It consists of the letters "ARM" in a bold, blue, sans-serif font, with a small trademark symbol (TM) to the upper right of the "M". The logo is set against a background of blue, stylized, overlapping geometric shapes that resemble a molecular or circuit-like structure.

- Introduction to ARM Ltd
- Programmers Model
- **Instruction Set**
- System Design
- Development Tools

- The ARM7TDMI-S is based on ARM7 Core
 - 3 Stage Pipeline
 - Von-Neumann Architecture
 - CPI ~ 1.9
 - T – Thumb instruction Sets
 - D – includes debug extensions
 - M – Enhanced Multipliers
 - I – Core has Embedded ICE logic extensions
 - S – Fully Synthesizable soft IP

Instruction Pipeline


The ARM logo is located in the top right corner of the slide. It consists of the letters "ARM" in a bold, blue, sans-serif font, with a small trademark symbol (TM) to the upper right of the letter "M". The logo is set against a background of faint, overlapping blue geometric shapes that resemble a stylized circuit or network.

- The ARM7TDMI-S core uses a pipeline
 - Increase the speed of the flow of instructions
 - Enables several operations to take place simultaneously
 - Program Counter (PC) points to instruction being fetched rather than that being executed
- During normal pipelined operation
 - An instruction x is executed
 - Instruction $(x-1)$ is being decoded
 - Instruction $(x-2)$ is being fetched

3-Stage Instruction Pipeline

ARM


Thumb



Optimal Pipelining


ARM

- In this example it takes 6 clock cycles to execute 6 instructions
- All operations are on registers (single cycle instructions)
- Clock cycles per instruction (CPI) = 1



Branch Pipeline Example

- Branches break the pipeline
- Example in ARM state



Instruction Set

ARM

- All instructions are 32-bits long
- Many instructions execute in a single cycle
- Instructions are **conditionally** executed
- ARM is a load / store architecture
 - via registers => RISC
- Load or store multiple registers in a single instruction
 - using <register list>



Conditional Execution

The ARM logo is located in the top right corner of the slide. It consists of the letters "ARM" in a bold, blue, sans-serif font, with a small trademark symbol (TM) to the upper right of the "M".

Mnemonic	Description
EQ	Equal
NE	Not equal
CS / HS	Carry Set / Unsigned higher or same
CC / LO	Carry Clear / Unsigned lower
MI	Negative
PL	Positive or zero
VS	Overflow
VC	No overflow
HI	Unsigned higher
LS	Unsigned lower or same
GE	Signed greater than or equal
LT	Signed less than
GT	Signed greater than
LE	Signed less than or equal
AL	Always (normally omitted)

Thumb Instruction Set (1)

The ARM logo is located in the top right corner of the slide. It consists of the letters "ARM" in a bold, blue, sans-serif font, with a small trademark symbol (TM) to the upper right of the "M".

- Instruction Types

- Branch

- Unconditional $\pm 2\text{KBytes}$
 - Conditional $\pm 256\text{Bytes}$
 - Branch with Link $\pm 4\text{MBytes}$ (2 Instructions!)
 - Branch and exchange change to ARM state if $Rm[0] = 0$
 - Branch and exchange with Link


- Data Processing

- Subset of ARM data processing instructions
 - Not conditionally executed (but some update flags)

ARM and Thumb Interworking



- Switch between ARM state and Thumb state using BX instruction
 - In ARM state: BX<condition> Rn
 - In Thumb state: BX Rn



Agenda


The ARM logo is located in the top right corner. It consists of the letters "ARM" in a bold, blue, sans-serif font. To the right of the text is a stylized blue geometric logo made of interconnected lines forming a cube-like structure.

ARM

- Introduction to ARM Ltd
- Programmers Model
- Instruction Set
- **System Design**
- Development Tools

Example ARM based System


ARM



- **A**dvanced **M**icrocontroller **B**us **A**rchitecture
 - on-chip interconnect
 - established, open specification
 - framework for SoC designs
 - enabler for IP reuse
 - ‘digital glue’ that binds IP cores together

Example AMBA System

ARM



AHB and APB / VPB

The ARM logo is located in the top right corner of the slide. It consists of the letters "ARM" in a bold, blue, sans-serif font, with a small trademark symbol (TM) to the upper right of the "M". The logo is set against a background of blue, stylized, overlapping geometric shapes that resemble a circuit board or a network diagram.

- **A**dvanced **H**igh-Performance **B**us
 - high-performance
 - pipelined
 - fully-synchronous backplane
 - multiple bus masters
- **A**dvanced **P**eripheral **B**us / **V**LSI **P**eripheral **B**us
 - low-power
 - non-pipelined
 - simple interface
 - wait support (VPB)

Agenda

The ARM logo is located in the top right corner of the slide. It consists of the letters "ARM" in a bold, blue, sans-serif font, with a small trademark symbol (TM) to the upper right. The logo is set against a background of blue, stylized, overlapping geometric shapes that resemble a circuit board or a network diagram.

- Introduction to ARM Ltd
- Programmers Model
- Instruction Set
- System Design
- Development Tools

The RealView Product Families

ARM

Compilation Tools

ARM Developer Suite (ADS) –
Compilers (C/C++ ARM & Thumb),
Linker & Utilities



RealView Compilation Tools (RVCT)

Debug Tools

AXD (part of ADS)
Trace Debug Tools
Multi-ICE
Multi-Trace




RealView Debugger (RVD)

RealView ICE (RVI)

RealView Trace (RVT)

Platforms

ARMulator (part of ADS)
Integrator™ Family



RealView ARMulator ISS (RVISS)


ARM Debug Architecture

ARM


Debugger (+ optional trace tools)



Ethernet



- EmbeddedICE Logic
 - Provides breakpoints and processor/system access
- JTAG interface (ICE)
 - Converts debugger commands to JTAG signals
- Embedded trace Macrocell (ETM)
 - Compresses real-time instruction and data access trace
 - Contains ICE features (trigger & filter logic)
- Trace port analyzer (TPA)
 - Captures trace in a deep buffer




References

The ARM logo is located in the top right corner of the slide. It consists of the letters "ARM" in a bold, blue, sans-serif font, with a small trademark symbol (TM) to the upper right of the "M". The logo is set against a background of faint, overlapping blue geometric shapes that resemble a stylized circuit or network.

- www.arm.com
- <http://www.arm.com/markets/>
- http://in.youtube.com/watch?v=4VRtujwa_b8
 - ARM Webinars | ARM Video Search
- <http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.set.appnotes/>

References

ARM



Questions ?

ARM



ARM®

THE ARCHITECTURE
FOR THE DIGITAL WORLD™

THANK YOU!

