




R6 R7 R4 R5 R2 R3 C17 R13 R14 R11 R9 R12 R10 R15 D1 C6




* LOCATED OTHER SIDE OF BOARD





590 BOARD BLOCK

590 BOARD BLOCK




A PHOTOFAC STANDARD NOTATION SCHEMATIC

WITH CIRCUITTRACE™


FOR SCHEMATIC LEGEND AND NOTES SEE PAGES 181, 182 & REAR COVER.

A PHOTOFAC STANDARD NOTATION SCHEMATIC
WITH **CIRCUITTRACE**
© Howard W. Sams & Co., Inc. 1980




590 BOARD PINOUTS

SN7417N




UA2,UD11

NBT26N



UB1,UB2,UB8 THRU UB11


SN75182N



UB3,UB4

590 BOARD PINOUTS (CONTINUED)

SN75183N




UB5

F74164PC

1	SA	V _{CC}	14
2	SB	QH	13
3	QA	QG	12
4	QB	QF	11
5	QC	QE	10
6	QD	CLEAR	9
7	GND	CLOCK	8

UC3

F74125PC




UC9

74163N

1	CLEAR	V _{CC}	16
2	CLOCK	CARRY OUTPUT	15
3	A	QA	14
4	B	QB	13
5	C	QC	12
6	D	QD	11
7	ENABLE P	ENABLE +	10
8	GND	LOAD	9


UC4,UC6

F5404DM
SN7404J



UB6,UD6,UF7,UF8,UF11

DM7410N



UC5,UF5

SN74154N

1	0	V _{CC}	24
2	1	A	23
3	2	B	22
4	3	C	21
5	4	D	20
6	5	G2	19
7	6	G1	18
8	7	15	17
9	8	14	16
10	9	13	15
11	10	12	14
12	GND	11	13

UC10

SN74165

1	SHIFT/ LOAD	V _{CC}	16
2	CK	CLOCK INHIBIT	15
3	E	D	14
4	F	C	13
5	G	B	12
6	H	A	11
7	OH OUTPUT	SERIAL IN	10
8	GND	OH OUTPUT	9

UC1

7474N

1	CLR A	V _{CC}	14
2	DA	CLR B	13
3	CXA	DB	12
4	PRA	CXB	11
5	QA	PBB	10
6	QA	QB	9
7	GND	QB	8










UC7,UC8,UD4,UD5,
UD10,UD4


SN74393N

1	A	V _{CC}	14
2	CLEAR	A	13
3	QA	CLEAR	12
4	Q6	QA	11
5	QC	Q6	10
6	QD	QC	9
7	GND	QD	8








UD1

590 BOARD PINOUTS (CONTINUED)







592 BOARD PINOUTS




U6,U12

SN7404N




U18,U21

SN75182N




U19


SN7420N




U4

U20










A PHOTFACT STANDARD NOTATION SCHEMATIC
WITH CIRCUITTRACE®


© Howard W. Sams & Co., Inc. 1980




594 BOARD PINOUTS




U3C,U4D




U3D,U3E,U4E




U3F,U4F




U3G



U4G





A PHOTOFAC STANDARD NOTATION SCHEMATIC
WITH CIRCUITTRACE™

© Howard W. Sams & Co., Inc. 1980

FOR SCHEMATIC LEGEND AND
NOTES SEE REAR COVER.

**555 BOARD
(CONTINUED)**

F5XX	Address F5XX ₁₆
IA0-IA9	Internal Address
ID0-ID7	Internal Data
IIRQ	Internal Interrupt Request
IRQ	Interrupt Request
IR/W	Internal Read/Write
IØ2-VMA	Internal Phase Two-Valid Memory Address
PAPER	Paper
P.F. READY	Paper Feed Ready
P.F. STROBE	Paper Feed Strobe
PORT 0 CLOCK	Port 0 Clock
PORT 0 IN	Port 0 In
PORT 0 OUT	Port 0 Out
PORT 1 CLOCK	Port 1 Clock
PORT 1 IN	Port 1 In
PORT 1 OUT	Port 1 Out
PORT 2 CLOCK	Port 2 Clock
PORT 2 IN	Port 2 In
PORT 2 OUT	Port 2 Out
PORT 3 CLOCK	Port 3 Clock
PORT 3 IN	Port 3 In
PORT 3 OUT	Port 3 Out
PORT 15 CLOCK	Port 15 Clock
PORT 15 IN	Port 15 In
PORT 15 OUT	Port 15 Out
PRIME	Prime
PRINTER READY	Printer Ready
P.W. READY	Print Wheel Ready
P.W. STROBE	Print Wheel Strobe
RESTORE	Restore
R/W	Read/Write
SELECT	Select
STROBE	Strobe
WAIT	Wait
Ø2-VMA	Phase Two-Valid Memory Address

**LEGEND FOR 590
BOARD SCHEMATIC**

A0-A15	Address
B CYCLE	Byte Cycle
BDO-BD7	Bus Data
BLD	Byte Load
CBD	Computer Bus Direction
CBE	Computer Bus Enable
CHLD	Character Load
CL ADD	Clear Address
CNT	Count
DC LOAD	Disk Control Load
DD	Data Direction
DO-D7	Data
DD0-DD7	Disk Data
D HADDL	Disk Head Address Load
D INDEX	Disk Index
DI STATUS	Disk Input Status
DLY	Delay
DMA DONE ..	Direct Memory Access Done
DMA DONE 1	Direct Memory Access Done One
DMA DONE 2	Direct Memory Access Done Two
DMA RL	Direct Memory Access Register Load
DMA SR	Direct Memory Access Status Register
D READ CK	Disk Read Clock
D READ DATA	Disk Read Data
D READ EN	Disk Read Enable
D SCK	Disk Servo Clock
D WRITE CK	Disk Write Clock
D WRITE DATA	Disk Write Data
D WRITE EN	Disk Write Enable
EL1	End Load One
EL2	End Load Two
END	End
G2	Gate Two

Any Bar above any alphabetical or numerical combination indicates line active in a low (0) state.

**590 BOARD
(CONTINUED)**

**LEGEND FOR 592
BOARD SCHEMATIC**

INDEX	Index
IR/W	Internal Read/Write
I STATUS	Input Status
MDO-MD7	Memory Data
MA0-MA15	Memory Address
MDD	Memory Data Direction
MDIO-MDI7	Memory Data In
MD00-MD07	Memory Data Out
MPC	Memory Process Clear
MPS	Memory Process Set
MR/W	Memory Read/Write
MR/W1	Memory Read/Write One
ME	Memory Enable
W02-VMA	Memory Phase Two-Valid Memory Address
PD	Partial Decode
RD OFF	Read Offset
READ CK	Read Clock
READ DATA	Read Data
RDM INC	Read Memory Increment
RCK	Read Clock
SCK	Servo Clock
SCK1	Servo Clock One
SEEK STROBE	Seek Strobe
SL1	Start Load One
SL2	Start Load Two
START	Start
SQC	Sync QC
SYNC	Sync
WRITE DATA	Write Data
W02-VMA	Write Phase Two-Valid Memory Address
μP POWER	Microprocessor Power
ϕ2	Phase Two
ϕ2-VMA	Phase Two-Valid Memory Address

A	Disk Address A
ADD0-ADD8	Address Disk
B	Disk Address B
C LOAD	Control Load
DC LOAD	Disk Control Load
DD0-DD7	Disk Data
D HADDL	Disk Head Address Load
D INDEX	Disk Index
DI STATUS	Disk Input Status
DK SEL	Disk Select
DRD CLK	Disk Read Clock
DRD DATA	Disk Read Data
D READ EN	Disk Read Enable
D SCK	Disk Servo Clock
D WRITE CLK	Disk Write Clock
D WRITE DATA	Disk Write Data
D WRITE EN	Disk Write Enable
FHDADD0-FHDADD8	Fixed Head Address
HADDL	Head Address Load
HDADD1	Head Selection Address Line
HDADD2	Head Selection Address Line
HDADD4	Head Selection Address Line
HDADD8	Head Selection Address Line
ILLEGAL ADD	Illegal Address
INDEX A	Index A
I STATUS	Input Status
MAINT	Maintenance
MHDCURSENSE	Moving Head Current Sense
MHD MULTSEL	Multiple Moving Head Selected
M MODE	Maintenance Mode
MOV HDS	Moving Heads
OFF FWR	Offset Forward
OFF REV	Offset Reverse
PWR OK	Power OK

Any Bar above any alphabetical or numerical combination indicates line active in a low (0) state.

**592 BOARD
(CONTINUED)**

PWR RST	Power Reset
RDCLK	Read Clock
RDDATA	Read Data
READ EN	Read Enable
READY	Ready
RESTORE	Restore
SCK	Servo Clock
SEEK COMPLETE	Seek Complete
SEEK LATE	Seek Late
SEEK STROBE	Seek Strobe
SEEK STROBE DLY	Seek Strobe Delayed
SEEK STROBE 1	Seek Strobe One
STR EARLY	Strobe Early
STR LATE	Strobe Late
μ P POWER	Microprocessor Power
WRITE CLK	Write Clock
WRITE DATA	Write Data
WRITE EN	Write Enable
WRT ADD MK	Write Address Mark
0 HEAD	Zero Head

LEGEND FOR 594 BOARD SCHEMATIC

C LOAD	Control Load
D INDEX	Disk Index
D HADDL	Disk Head Address Load
D READ EN	Disk Read Enable
D WRITE CLK	Disk Write Clock
D WRITE DATA	Disk Write Data
D WRITE EN	Disk Write Enable
DC LOAD	Disk Control Load

**594 BOARD
(CONTINUED)**

DDO-DD7	Disk Data
DI STATUS	Disk Input Status
DRD CLK	Disk Read Clock
DRD DATA	Disk Read Data
FAULT CLEAR	Fault Clear
HADDL	Head Address Load
HD1,HD2,HD4,HD8	Head Selection Address Lines
I STATUS	Input Status
PLO CLK	Phase Lock Osc Clock
READY	Ready
SEEK COMPLETE	Seek Complete
STEP DIR	Step Direction
TRACK 0	Track Zero
WRITE CLK	Write Clock
WRITE FAULT	Write Fault

SCHEMATIC NOTES

- * Circuitry not used in some versions.
- ** Circuitry used in some versions.
- * Optional part. Value determined by application
- ⊕ Ground
- △ Common tie point
- Chassis
- ◆ Flame retardant resistor
- See parts list

Item numbers in rectangles appear in the alignment/adjustment instructions.
 Supply voltage maintained as shown in input.
 Voltages measured with digital meter.
 Terminal identification may not be found on unit.
 Resistors are $1/4$ W or less, 5% unless noted.
 Value in () used in some versions.