

**DEPARTMENT OF ELECTRONICS &
COMMUNICATION ENGINEERING**



THAPAR INSTITUTE
OF ENGINEERING & TECHNOLOGY
(Deemed to be University)

**PROJECT REPORT
ON
IMPLEMENTATION OF ADVANCED ENCRYPTION
STANDARD (AES) ALGORITHM IN VERILOG**

**Submitted by
PRATIBHA SINGH
602162015
M.Tech (VLSI Design)**

ADVANCED ENCRYPTION STANDARD

Aim:

To implement the Advanced Encryption Standard (AES) algorithm using Verilog and to give optimum circuit with clock frequency, path delay, time required to generate keys and decoding the data.

Technology used: Xilinx ISE software

Code:

```
// AES for verilog

module AES(key,inputText,enable,operation,outputText);
    input [15:0] key;
    input [15:0] inputText;
    input enable;
    input operation;
    output [15:0] outputText;

    wire [15:0] encryptedText,decryptedText,result;

    Encryption e(key,inputText,encryptedText);
    Decryption d(key,inputText,decryptedText);

    MUX_16Bit_2x1 mux1(decryptedText,encryptedText,operation,result);
    MUX_16Bit_2x1 mux2(result,inputText,enable,outputText);

Endmodule

//KeySchedule
module KeySchedule(key,k1,k2);
    input [15:0] key;
    output [15:0] k1,k2;

    wire [7:0] w2,w3,w4,w5;
    wire [3:0] w1a,w1b,w3a,w3b;

    SBoxEncrypt box1(key[7:4],w1a);
    SBoxEncrypt box2(key[3:0],w1b);
    SBoxEncrypt box3(w3[7:4],w3a);
    SBoxEncrypt box4(w3[3:0],w3b);

    assign w2 = key[15:8] ^ {w1b,w1a} ^ 8'b10000000;
    assign w3 = key[7:0] ^ w2;
    assign w4 = w2 ^ {w3b,w3a} ^ 8'b00110000;
    assign w5 = w3 ^ w4;
    assign k1 = {w2,w3};
    assign k2 = {w4,w5};

endmodule
```

```

//Encryption

module Encryption(key,plainText,cipherText);
    input [15:0] key;
    input [15:0] plainText;
    output [15:0] cipherText;

    wire [15:0] k1,k2,p1;
    wire [3:0] a,b,c,d,a_out,b_out,c_out,d_out,
               a1,b1,c1,d1,a1_out,b1_out,c1_out,d1_out;

    // Generate Round Keys
    KeySchedule keys(key,k1,k2);

    // Add Round Key
    assign {a,b,c,d} = plainText ^ key;

    // Substitute Nibbles
    SBoxEncrypt box1(a,a_out);
    SBoxEncrypt box2(b,b_out);
    SBoxEncrypt box3(c,c_out);
    SBoxEncrypt box4(d,d_out);

    // Shift Rows and Mix Columns
    assign p1 = {
        (a_out[3] ^ d_out[1]), (a_out[2] ^ d_out[3] ^ d_out[0]), (a_out[1] ^
d_out[3] ^ d_out[2]), (a_out[0] ^ d_out[2]),
        (a_out[1] ^ d_out[3]), (a_out[3] ^ a_out[0] ^ d_out[2]), (a_out[3] ^
a_out[2] ^ d_out[1]), (a_out[2] ^ d_out[0]),
        (c_out[3] ^ b_out[1]), (c_out[2] ^ b_out[3] ^ b_out[0]), (c_out[1] ^
b_out[3] ^ b_out[2]), (c_out[0] ^ b_out[2]),
        (c_out[1] ^ b_out[3]), (c_out[3] ^ c_out[0] ^ b_out[2]), (c_out[3] ^
c_out[2] ^ b_out[1]), (c_out[2] ^ b_out[0])
    };

    // Add Round Key
    assign {a1,b1,c1,d1} = p1 ^ k1;

    // Substitute Nibbles
    SBoxEncrypt box5(a1,a1_out);
    SBoxEncrypt box6(b1,b1_out);
    SBoxEncrypt box7(c1,c1_out);
    SBoxEncrypt box8(d1,d1_out);

    // Shift Rows and Add Round Key
    assign cipherText = {a1_out,d1_out,c1_out,b1_out} ^ k2;

endmodule

```

```

//Decryption

module Decryption(key,cipherText,plainText);
    input [15:0] key;
    input [15:0] cipherText;
    output [15:0] plainText;

    wire [15:0] k1,k2;
    wire [3:0] a,b,c,d,a_out,b_out,c_out,d_out,
               a1,b1,c1,d1,a2,b2,c2,d2,a1_out,b1_out,c1_out,d1_out;

    // Generate Round Keys
    KeySchedule keys(key,k1,k2);

    // Add Round Key
    assign {a,b,c,d} = cipherText ^ k2;

    // Inverse Shift Rows and Substitute Nibbles
    SBoxDecrypt box1(a,a_out);
    SBoxDecrypt box2(d,b_out);
    SBoxDecrypt box3(c,c_out);
    SBoxDecrypt box4(b,d_out);

    // Add Round Key
    assign {a1_out,b1_out,c1_out,d1_out} = {a_out,b_out,c_out,d_out} ^ k1;

    // Inverse Mix Columns and Shift Rows
    assign {a1,b1,c1,d1} = {
        (a1_out[0] ^ b1_out[2]), (a1_out[3] ^ b1_out[1]), (a1_out[2] ^ b1_out[3]
^ b1_out[0]), (a1_out[1] ^ a1_out[0] ^ b1_out[3]),
        (c1_out[2] ^ d1_out[0]), (c1_out[1] ^ d1_out[3]), (c1_out[3] ^ c1_out[0]
^ d1_out[2]), (c1_out[3] ^ d1_out[1] ^ d1_out[0]),
        (c1_out[0] ^ d1_out[2]), (c1_out[3] ^ d1_out[1]), (c1_out[2] ^
d1_out[3] ^ d1_out[0]), (c1_out[1] ^ c1_out[0] ^ d1_out[3]),
        (a1_out[2] ^ b1_out[0]), (a1_out[1] ^ b1_out[3]), (a1_out[3] ^ a1_out[0]
^ b1_out[2]), (a1_out[3] ^ b1_out[1] ^ b1_out[0])
    };

    // Inverse Substitute Nibbles
    SBoxDecrypt box5(a1,a2);
    SBoxDecrypt box6(b1,b2);
    SBoxDecrypt box7(c1,c2);
    SBoxDecrypt box8(d1,d2);

    // Add Round Key
    assign plainText = {a2,b2,c2,d2} ^ key;

endmodule

```

```
//SBoxDecrypt
```

```
module SBoxDecrypt(s1_in,s1_out);  
    input [3:0] s1_in;  
    output [3:0] s1_out;  
  
    reg [3:0] s1_out;  
  
    always@(s1_in)  
    begin  
        case(s1_in)  
            4'b0000: s1_out = 4'hA;  
            4'b0001: s1_out = 4'h5;  
            4'b0010: s1_out = 4'h9;  
            4'b0011: s1_out = 4'hB;  
            4'b0100: s1_out = 4'h1;  
            4'b0101: s1_out = 4'h7;  
            4'b0110: s1_out = 4'h8;  
            4'b0111: s1_out = 4'hF;  
            4'b1000: s1_out = 4'h6;  
            4'b1001: s1_out = 4'h0;  
            4'b1010: s1_out = 4'h2;  
            4'b1011: s1_out = 4'h3;  
            4'b1100: s1_out = 4'hC;  
            4'b1101: s1_out = 4'h4;  
            4'b1110: s1_out = 4'hD;  
            4'b1111: s1_out = 4'hE;  
        endcase  
    end  
endmodule
```

```
// SBoxEncrypt
```

```
module SBoxEncrypt(s0_in,s0_out);  
    input [3:0] s0_in;  
    output [3:0] s0_out;  
  
    reg [3:0] s0_out;  
  
    always@(s0_in)  
    begin  
        case(s0_in)  
            4'b0000: s0_out = 4'h9;  
            4'b0001: s0_out = 4'h4;  
            4'b0010: s0_out = 4'hA;  
            4'b0011: s0_out = 4'hB;  
            4'b0100: s0_out = 4'hD;  
            4'b0101: s0_out = 4'h1;  
            4'b0110: s0_out = 4'h8;  
            4'b0111: s0_out = 4'h5;  
        endcase  
    end  
endmodule
```

```

        4'b1000: s0_out = 4'h6;
        4'b1001: s0_out = 4'h2;
        4'b1010: s0_out = 4'h0;
        4'b1011: s0_out = 4'h3;
        4'b1100: s0_out = 4'hC;
        4'b1101: s0_out = 4'hE;
        4'b1110: s0_out = 4'hF;
        4'b1111: s0_out = 4'h7;
    endcase
end
endmodule

//MUX 16X1

module MUX_2x1(I0,I1,S0,Result);
    input I0,I1,S0;
    output Result;
    and(w1,I0,S0);
    and(w2,I1,~S0);
    or(Result,w1,w2);
endmodule

module MUX_16Bit_2x1(I0,I1,S0,Result);
    input [15:0] I0,I1;
    input S0;
    output [15:0] Result;
    MUX_2x1 b0(I0[0],I1[0],S0,Result[0]);
    MUX_2x1 b1(I0[1],I1[1],S0,Result[1]);
    MUX_2x1 b2(I0[2],I1[2],S0,Result[2]);
    MUX_2x1 b3(I0[3],I1[3],S0,Result[3]);
    MUX_2x1 b4(I0[4],I1[4],S0,Result[4]);
    MUX_2x1 b5(I0[5],I1[5],S0,Result[5]);
    MUX_2x1 b6(I0[6],I1[6],S0,Result[6]);
    MUX_2x1 b7(I0[7],I1[7],S0,Result[7]);
    MUX_2x1 b8(I0[8],I1[8],S0,Result[8]);
    MUX_2x1 b9(I0[9],I1[9],S0,Result[9]);
    MUX_2x1 b10(I0[10],I1[10],S0,Result[10]);
    MUX_2x1 b11(I0[11],I1[11],S0,Result[11]);
    MUX_2x1 b12(I0[12],I1[12],S0,Result[12]);
    MUX_2x1 b13(I0[13],I1[13],S0,Result[13]);
    MUX_2x1 b14(I0[14],I1[14],S0,Result[14]);
    MUX_2x1 b15(I0[15],I1[15],S0,Result[15]);
endmodule

```

```

//tb

`timescale 1ns / 1ps

/////////////////////////////////////////////////////////////////
// Company:
// Engineer:
//
// Create Date:    09:29:35 03/10/2022
// Design Name:    AES
// Module Name:    /home/ise/file_xilinx/Advanced-Encryption-Standard/tb.v
// Project Name:    Advanced-Encryption-Standard
// Target Device:
// Tool versions:
// Description:
//
// Verilog Test Fixture created by ISE for module: AES
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
/////////////////////////////////////////////////////////////////



module tb;
    reg [15:0] key;
    reg [15:0] inputText;
    reg enable;
    reg operation;
    wire [15:0] outputText;

    AES a1(key,inputText,enable,operation,outputText);


    initial begin
        inputText = 16'b0000_0111_0011_1000;
        key = 16'b1010_0111_0011_1011;
        enable = 1;
        operation = 1;
        $monitor ("inputText= %b    outputText= %b", inputText, outputText);
    end
endmodule

```

RTL Schematic:



Simulation Results:



Output Screen:

```
Console
ISim P.20131013 (signature 0xfbc00daa)
-----
WARNING:Security:42 - Your software subscription period has lapsed. Your cu
-----

This is a Full version of ISim.
Time resolution is 1 ps
Simulator is doing circuit initialization process.
Finished circuit initialization process.
inputText= 0000011100111000  outputText= 0110111101101011
ISim>
```