## **CSE 4207 CT 4 Assignment**

Roll No: 1903178

Assignment Problem: 7-bit ALU operation with NOT and Shift Right operations.

Category: C Word Size = 7

**ALU Operations = NOT and Shift Right** 

#### Solution:

#### Video:

Have you uploaded the video?	YES
Check List 1: Have you explained the design using testbenches to prove that your circuit is working correctly and giving correct results?	YES
Check List 2: Have you shown full synthesis results showing all the required info including RTL Synthesis, RTL Floorplan, RTL Power Analysis, GDS and Heatmap (for details, see assignment template doc)?	YES
NB: Failing to upload video will cause heavy point penalty (5-6 Marks)	
NB: Failing to add any required info will cause point penalty (1-2 Marks)	

#### **HDL Code:**

Check List: Have you added all the modules written in verilog including ALU, ALU_OP1, ALU_OP2, CONTROLLER, TOP, TOP_TESTBENCH, ALU_TESTBENCH, CONTROLLER_TESTBENCH?	YES
NB: Failing to add any required info will cause point penalty (1-2 Mar	·ks)

```
module ALU_7bit (
    input wire [6:0] A, B,
    input wire OP,
                            // 0: NOT, 1: SHR
    output reg [6:0] result,
    output wire ZF
                            // Zero flag
) ;
    wire [6:0] R_NOT, R_SHR;
    // Instantiate modules
    ALU_NOT_7bit NOT1 (.A(A), .result(R_NOT));
    ALU_SHR_7bit SHR1 (.in(A), .shift(B[2:0]), .out(R_SHR));
    always @(*) begin
        case (OP)
            1'b0: result = R NOT; // NOT operation
            1'b1: result = R SHR; // SHR operation
            default: result = 7'b0000000;
        endcase
    end
    // Zero flag (1 when result is all zeros)
    assign ZF = (result == 7'b0000000);
endmodule
```

```
`timescale 1ns/1ns
module ALU 7bit tb;
    reg [6:0] A, B;
    reg OP;
    wire [6:0] result;
    wire ZF;
    ALU 7bit uut (
        .A(A),
        .B(B),
        .OP(OP),
        .result(result),
        .ZF(ZF)
    );
    initial begin
        $dumpfile("alu 7bit_test.vcd");
        $dumpvars(0, ALU 7bit tb);
        // Test NOT operation
        A = 7'b1010101; B = 7'b0000000; OP = 1'b0;
        #10;
        // Test SHR operation with different shift amounts
        A = 7'b1100110; B = 7'b0000001; OP = 1'b1;
                                                     // Shift
by 1
        #10;
        A = 7'b1100110; B = 7'b0000011; OP = 1'b1;
                                                     // Shift
by 3
        #10;
        A = 7'b1100110; B = 7'b0000111; OP = 1'b1;
                                                     // Shift
by 7 (all bits out)
        #10;
        // Test zero flag
        A = 7'b00000000; B = 7'b00000000; OP = 1'b0; // NOT of
0 should be all 1s
        #10;
        A = 7'b0000001; B = 7'b0000001; OP = 1'b1; // Shift
1 right by 1 (should be 0)
        #10;
        $finish;
    end
    initial begin
```

#### ALU NOT 7bit.v

```
module ALU_NOT_7bit (
    input wire [6:0] A,
    output wire [6:0] result
);
    assign result = ~A;
endmodule
```

#### ALU SHR 7bit.v

```
module ALU_SHR_7bit (
    input wire [6:0] in,
    input wire [2:0] shift, // Shift amount (0-7)
    output reg [6:0] out
);
    always @(*) begin
        case(shift)
            3'b000: out = in;
            3'b001: out = {1'b0, in[6:1]};
            3'b010: out = {2'b00, in[6:2]};
            3'b011: out = {3'b000, in[6:3]};
            3'b100: out = {4'b0000, in[6:4]};
            3'b101: out = {5'b000000, in[6:5]};
            3'b110: out = \{6'b000000, in[6]\};
            3'b111: out = 7'b00000000; // Shift all bits out
        endcase
    end
endmodule
```

```
module top (
    input wire clk, reset,
    output wire [6:0] result,
    output wire flag gt zero
);
    wire [6:0] A, B;
    wire OP;
    wire [6:0] alu result;
    wire ZF;
    controller fsm (
        .clk(clk),
        .reset(reset),
        .A(A),
        .B(B),
        .OP(OP)
    );
    ALU 7bit datapath (
        .A(A),
        .B(B),
        .OP(OP),
        .result(alu result),
        .ZF(ZF)
    );
    assign result = alu result;
    assign flag gt zero = (alu result != 7'b0); // Direct
comparison
endmodule
```

```
`timescale 1ns/1ns
module top tb;
    reg clk, reset;
    wire [6:0] result;
    wire flag_gt_zero;
    top uut (
        .clk(clk),
        .reset(reset),
        .result(result),
        .flag_gt_zero(flag_gt_zero)
    );
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end
    initial begin
        $dumpfile("top_test.vcd");
        $dumpvars(0, top tb);
        reset = 1;
        #10;
        reset = 0;
        #150; // Cover all states
        $finish;
    end
    initial begin
        $monitor("Time=%0t Result=%b Flag=%b",
                 $time, result, flag_gt_zero);
    end
endmodule
```

```
module controller (
    input wire clk, reset,
    output reg [6:0] A, B,
    output reg OP
);
    reg [2:0] pstate, nstate;
    parameter START = 3'b000,
              ONE
                    = 3'b001,
              TWO
                     = 3'b010,
              THREE = 3'b011,
              FINISH = 3'b100;
    // State register
    always @(posedge clk or posedge reset) begin
        if (reset) pstate <= START;</pre>
        else pstate <= nstate;</pre>
    end
    // Next state and output logic
    always @(*) begin
        A = 7'b0;
        B = 7'b0;
        OP = 1'b0;
        nstate = pstate;
        case (pstate)
            START: nstate = ONE;
            ONE: begin // Test NOT operation (result
non-zero)
                A = 7'b1010101;
                OP = 1'b0;
                             // NOT opcode
                nstate = TWO;
            end
                             // Test SHR operation (result
            TWO: begin
non-zero)
                A = 7'b1100110;
                B = 7'b0000001; // Shift by 1
                OP = 1'b1;
                            // SHR opcode
                nstate = THREE;
            end
            THREE: begin // Test SHR operation (force
result=0)
```

```
A = 7'b0000001;
B = 7'b0000111; // Shift by 7 (all bits out)
OP = 1'b1;
nstate = FINISH;
end

FINISH: nstate = START;

default: nstate = START;
endcase
end
endmodule
```

```
`timescale 1ns/1ns
module controller tb;
    reg clk, reset;
    wire [6:0] A, B;
    wire OP;
    controller uut (
        .clk(clk),
        .reset(reset),
        .A(A),
        .B(B),
        .OP(OP)
    );
    initial begin
        clk = 0;
        forever #5 clk = ~clk;
    end
    initial begin
        $dumpfile("controller test.vcd");
        $dumpvars(0, controller tb);
        reset = 1;
        #10;
        reset = 0;
        #100;
        $finish;
    end
    initial begin
        $monitor("Time=%3t State=%b A=%b B=%b OP=%b",
                 $time, uut.pstate, A, B, OP);
    end
endmodule
```

#### **RTL Timing Diagram:**

**Check List:** Have you added all the timing diagrams of ALU\_TESTBENCH, CONTROLLER\_TESTBENCH, TOP\_TESTBENCH?


YES

NB: Failing to add any required info will cause point penalty (1-2 Marks)


top\_tb.v

Signals	Waves																	
Time	3	10 ns	20 ns	30 n	s 40 r	ns 50 i	ns 60	ns 70	ns 80	ns	90 ns	100 ns	110 ns	120 ns	130 ns	140 ns	150 ns	160 ns
clk																		
reset																		
A[6:0]	0000000	1	010101	1100110	0000001	0000000		101016	110011	0 (000	0001	0000000		1010101	1100110	0000001	0000000	
B[6:0]	0000000			0000001	0000111	0000000			000000	1 000	0111	0000000			0000001	0000111	0000000	
0P																		
nstate[2:0]	001	0	10	011	100	000	001	010	011	(100		000	001	010	011	100	000	001
pstate[2:0]	000	Θ	01	010	011	100	000	001	010	011		100	999	001	010	011	100	000
flag_gt_zero																		

#### controller tb.v



#### ALU\_7bit\_tb.v



#### RTL Synthesis (130nm Skywater PDK with OpenLane toolchain):

NB: Failing to add any required info will cause point penalty (1-2 Mai	
<b>Check List:</b> Have you added <i>RTL synthesis summary</i> , <i>RTL synthesized design figure</i> and <i>Standard cell usage in synthesized design?</i>	YES

RTL synthesis summary

#### RTL synthesis summary (TOP)


```
=== top ===
   Number of wires:
                                     19
   Number of wire bits:
                                     25
   Number of public wires:
                                     10
   Number of public wire bits:
                                     16
   Number of ports:
                                      4
   Number of port bits:
                                     10
   Number of memories:
                                      0
   Number of memory bits:
                                      0
   Number of processes:
                                      0
   Number of cells:
                                     23
```

### RTL synthesis summary (ALU)


```
=== ALU 7bit ===
   Number of wires:
                                     43
   Number of wire bits:
                                     61
   Number of public wires:
                                      5
   Number of public wire bits:
                                     23
   Number of ports:
                                      5
   Number of port bits:
                                     23
   Number of memories:
                                      0
   Number of memory bits:
                                      0
   Number of processes:
                                      0
   Number of cells:
                                     46
```

# RTL synthesized design figure:


# Hierarchy (top)




## Primitive techmap (top)



## Hierarchy (ALU)



## **Primitive techmap (ALU)**



#### Standard cell usage in synthesized design

#### Standard Cells (Top)

```
sky130_fd_sc_hd__buf_1
                                2
sky130_fd_sc_hd__buf_2
                                3
sky130_fd_sc_hd__buf_6
                                2
sky130_fd_sc_hd__dfrtp_2
                                3
sky130_fd_sc_hd__inv_2
                                4
sky130_fd_sc_hd__nand2b_4
                                1
sky130_fd_sc_hd__nor2_2
                                3
sky130_fd_sc_hd__o21bai_2
                                1
sky130_fd_sc_hd__or2_2
                                1
sky130_fd_sc_hd__or2_4
                                1
sky130_fd_sc_hd__or2b_2
                                1
sky130_fd_sc_hd__xnor2_2
                                1
```

```
Chip area for module '\top': 222.713600 of which used for sequential elements: 78.825600 (35.39%)
```

#### Standard Cells (ALU)

```
sky130_fd_sc_hd__a211o_2
                                3
sky130_fd_sc_hd__a21o_2
                                1
sky130_fd_sc_hd__a21oi_2
                                1
sky130_fd_sc_hd__a2bb2o_4
                                2
sky130_fd_sc_hd__a311o_2
                                1
sky130_fd_sc_hd__a31o_2
                                2
sky130_fd_sc_hd__and2_2
                                2
sky130_fd_sc_hd__and2b_2
                                4
sky130_fd_sc_hd__and4b_2
                                1
sky130_fd_sc_hd__inv_2
                                6
sky130_fd_sc_hd__mux2_2
                                5
sky130_fd_sc_hd__mux4_2
                                1
sky130_fd_sc_hd__nor2_2
                                2
sky130_fd_sc_hd__nor4_4
                                1
sky130_fd_sc_hd__o2111a_2
                                1
sky130_fd_sc_hd__o211a_2
                                3
sky130_fd_sc_hd__o211a_4
                                1
sky130_fd_sc_hd__o21a_2
                                2
sky130_fd_sc_hd__o21a_4
                                1
sky130_fd_sc_hd__o22a_2
sky130_fd_sc_hd__or3_2
                                1
sky130_fd_sc_hd__or3_4
                                1
sky130_fd_sc_hd__or3b_2
                                2
sky130_fd_sc_hd__or4_4
                                1
```

```
Chip area for module '\ALU_7bit': 462.944000 of which used for sequential elements: 0.000000 (0.00%)
```

#### RTL Floorplan (130nm Skywater PDK with OpenLane toolchain)

Check List: Have you added RTL Floorplan info?

NB: Failing to add any required info will cause point penalty (1-2 Marks)

#### RTL Floorplan (ALU): or metrics out json file info is given here

```
{} or_metrics_out.json ×
reports > alu > {} or_metrics_out.json > ...
  1
  2
           "design die bbox": "0.0 0.0 50.0 50.0",
           "design_core_bbox": "5.52 10.88 44.16 38.08",
  3
           "design__io": 23,
  4
  5
           "design__die__area": 2500,
           "design__core__area": 1051.01,
           "design__instance__count": 46,
           "design__instance__area": 462.944,
  8
          "design__instance__count__stdcell": 46,
  9
 10
           "design__instance__area__stdcell": 462.944,
           "design__instance__count__macros": 0,
 11
           "design_instance_area_macros": 0,
 12
           "design__instance__utilization": 0.440476,
 13
 14
           "design_instance_utilization_stdcell": 0.440476,
 15
           "design__instance__count__class:inverter": 6,
           "design__instance__count__class:multi_input_combinational_cell": 40,
 16
 17
           "flow__warnings__count": 6,
           "flow__errors__count": 0
 18
 19
```

#### RTL Floorplan (top): or\_metrics\_out.json file info is given here

```
reports > top > { } or_metrics_out.json > ...
  1
  2
           "design__die__bbox": "0.0 0.0 50.0 50.0",
  3
           "design__core__bbox": "5.52 10.88 44.16 38.08",
           "design__io": 10,
  4
  5
          "design__die__area": 2500,
          "design__core__area": 1051.01,
  6
          "design__instance__count": 23,
  7
          "design__instance__area": 222.714,
  8
          "design__instance__count__stdcell": 23,
  9
          "design__instance__area__stdcell": 222.714,
 10
          "design__instance__count__macros": 0,
 11
          "design__instance__area__macros": 0,
 12
 13
           "design__instance__utilization": 0.211905,
 14
          "design__instance__utilization__stdcell": 0.211905,
          "design__instance__count__class:buffer": 7,
 15
          "design__instance__count__class:inverter": 4,
 16
 17
           "design__instance__count__class:sequential_cell": 3,
          "design__instance__count__class:multi_input_combinational_cell": 9,
 18
 19
           "flow__warnings__count": 2,
           "flow__errors__count": 0
 20
 21
```

#### RTL Power Analysis (130nm Skywater PDK with OpenLane toolchain)

Check List: Have you added RTL Power Analysis info?

NB: Failing to add any required info will cause point penalty (1-2 Marks)

#### RTL Power Analysis (ALU)

===========	.=========				===
report_power					
===========			========		====
=======================================	====== nom_tt_02	5C_1v80 Corne	r =======		======
Group	Internal	Switching	Leakage	Total	
	Power	Power	Power	Power	(Watts)
Sequential	0.000000e+00	0.000000e+00	0.000000e+00	0.000000e+00	0.0%
Combinational	4.102680e-06	6.307530e-06	2.711749e-10	1.041048e-05	100.0%
Clock	0.000000e+00	0.000000e+00	1.328418e-10	1.328418e-10	0.0%
Macro	0.000000e+00	0.000000e+00	0.000000e+00	0.000000e+00	0.0%
Pad	0.000000e+00	0.000000e+00	0.000000e+00	0.000000e+00	0.0%
Total	4.102680e-06	6.307530e-06	4.040168e-10	1.041061e-05	100.0%
	39.4%	60.6%	0.0%		

#### **RTL Power Analysis (top)**

```
reports > top > [] power.rpt
 1
 2
   ______
 3
    report_power
    ______
 5
    6
                                    Leakage
 7
                    Internal Switching
                                      Power
          Power
                                               Power (Watts)
 8
                            Power
 9
    ______

      Sequential
      4.893699e-06 0.0000000e+00 3.315248e-11 4.893733e-06 15.8%

      Combinational
      1.633014e-07 1.893003e-07 1.335659e-10 3.527353e-07 1.1%


 10
 11
                 2.200258e-05 3.779069e-06 1.841320e-10 2.578183e-05 83.1%
 12
   Clock
 13 Macro
                 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00 0.0%
 14 Pad
                 0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00
 15
   ______
 16
    Total
                  2.705958e-05 3.968370e-06 3.508503e-10 3.102830e-05 100.0%
 17
                  87.2% 12.8% 0.0%
 18
```

## GDS Layout (130nm Skywater PDK with OpenLane toolchain)


Check List: Have you added the GDS Layout figure?

NB: Failing to add any required info will cause point penalty (1-2 Marks)

## **GDS Layout (ALU)**



## **GDS Layout (top)**




#### Heatmap (130nm Skywater PDK with OpenLane toolchain)

Check List: Have you added the heatmap?

NB: Failing to add any required info will cause point penalty (1-2 Marks)

(Following figure is showing what info need to be shown /Just copy paste these figures)

#### Heatmap (ALU)



## Heatmap (top)

