




Title: Back Panel				 Approved: NO	
Rev: 02	Project: PhyWhisperer-USB			License: GPL	
Date: 28/05/2019	Time: 3:08:15 PM	Sheet	of	Copyright © NewAE Technology Inc.	NewAE.com
File: ct_back.SchDoc					

U2C




XC7S6-1FTGB196C

U2D



XC7S6-1FTGB196C

Title: **FPGA I/O**

Approved: NO



Rev: 02

Project: **PhyWhisperer-USB**

License: GPL

Date: 28/05/2019







Time: 3:08:15 PM

Sheet of

Copyright © NewAE Technology Inc.

NewAE.com

File: ct_fpga_io.SchDoc



Title: **Microcontroller**

Approved: NO

Rev: **02**

Project: **PhyWhisperer-USB**

License: **GPL**

Date: **28/05/2019**

Time: **3:08:16 PM**




Sheet of

Copyright © NewAE Technology Inc.


NewAE.com



File: **ct_micro.SchDoc**









NOTE: The power domains for SAM3U and FPGA on 3.3V are different. Need caps when crossing planes, as high-speed signals are forced to somewhat cross this plane :(Probably need more caps...






Title: Power Supply			 Approved: NO		
Rev: 02	Project: PhyWhisperer-USB		License: GPL		
Date: 28/05/2019	Time: 3:08:16 PM	Sheet	of	Copyright © NewAE Technology Inc.	NewAE.com
File: ct_psu.SchDoc					



Route to FPGA pins.
USERIO_CLK must go to
SRCC/MRCC pin, and _P pair.
Rest can go to any pins on same
bank as clock.



Title: User I/O			 Approved: NO		
Rev: 02	Project: PhyWhisperer-USB		License: GPL		
Date: 28/05/2019	Time: 3:08:16 PM	Sheet of	Copyright © NewAE Technology Inc. NewAE.com		
File: ct_userio.SchDoc					



Title		
Size	Number	Revision
A4		
Date:	28/05/2019	Sheet of
File:	C:\Users\...\fpga_misc.SchDoc	Drawn By: