Broadband Nonreciprocal Phase Shifter Design Technique

Mirko Palomba[®], Diego Palombini, Sergio Colangeli[®], Walter Ciccognani[®], and Ernesto Limiti, *Member, IEEE*

Abstract—In this contribution, a novel method to design broadband nonreciprocal phase shifters (NRPS) is illustrated: this new topology is based on the combination of two directive-distributed amplifiers with a four-port phase-shifting network. The presented approach includes explicit design formulae allowing for arbitrary differential-phase implementation. Extensive design description of a 180° NRPS, acting as broadband differential-phase inverter, is also provided. The 3.5 \times 3.4 $\rm mm^2$ demonstrator, realized in 0.5 μm GaN HEMT technology, has an average zero insertion loss up to 25 dBm of input power, $180^{\circ} \pm 2^{\circ}$ differential-phase shift, and good port matching over the 3–7-GHz operating bandwidth.

Index Terms—Broadband, circulator, distributed amplifier, GaN, microwave monolithic integrated circuit (MMIC), phase shifter.

I. INTRODUCTION

ALLIUM arsenide has been historically used for several-integrated circuit (IC) applications in the microwave and millimeter-wave domain. Examples include high-power and low-noise amplifiers, oscillators and mixers, and signal-routing and signal-conditioning circuits; recently, GaAs logic families for mixed-signal microwave monolithic IC (MMIC) have presented too. The maturity of this technology process permits to get reliable and precise models, which provide good agreement between simulations and measurements. Thanks to its versatility GaAs represents, in most cases, the best choice for a high-volume and cost-effective MMICs production; however, when extreme robustness or high linearity is requested, different technologies have to be selected.

GaN technology, first appeared in the 90s, soon exhibited its superiority in terms of high-power handling [1] to the high electronic bandgap, new system capabilities were achieved in a number of different fields such as RADAR, measurements instrumentation, space communications, and electronic warfare. Nevertheless, the growing system complexity for the

Manuscript received May 17, 2017; revised October 18, 2017; accepted November 29, 2017. Date of publication January 11, 2018; date of current version April 3, 2018. (Corresponding author: Mirko Palomba.)

M. Palomba was with the Electronics Engineering Department, University of Roma Tor Vergata, 00133 Rome, Italy. He is now with Leonardo S.p.A., 00156 Rome, Italy (e-mail: mirko.palomba@uniroma2.it).

D. Palombini was with the Electronics Engineering Department, University of Roma Tor Vergata, 00133 Rome, Italy. He is now with Elettronica S.p.A., 1329, 00131 Rome, Italy (e-mail: diego.palombini@elt.it).

S. Colangeli, W. Ciccognani, and É. Limiti are with the Electronics Engineering Department, University of Roma Tor Vergata, 00133 Rome, Italy. Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TMTT.2017.2785816

above-mentioned applications [2], [3], a challenging roadmap for GaN technology evolution. In order to save cost and area occupation, IC downsizing is becoming more and more crucial: the introduction of multifunctional ICs, capable of implementing different functionalities, allows reducing chipset complexity and minimizing unwanted connections and hybrid circuitry. Another aspect, following the integration, is the best agreement obtained between simulations and measurements: the design of a single MMIC makes the modeling phase an easier task compared to the case in which different chips and technologies have to be interconnected.

For these reasons, the scientific world is striving to integrate different functionalities into a single chip. There are several examples of GaN MMICs implementing high-power amplifier, low-noise amplifier (LNA), and switch circuitry as standalone entities [4]-[14], and there are also some examples of their integration [15]–[17]. Unfortunately, the lack in signal routing and conditioning circuitry realized with this technology has prevented for a long time a higher grade of integration: GaAs, CMOS, and other cheaper technologies cannot be easily interfaced with GaN circuits as a consequence of the inherent mismatch in power levels. Such low-bandgap technologies cannot handle signals coming from GaN ICs because breakdown voltages, or maximum current limits are easily reached. Therefore, the realization of signal-conditioning circuits in GaN technology could represent the real breakthrough toward system integration and costs reduction.

Among all the signal-routing circuits, a particularly useful functionality consists in circulators, especially for those systems in which a full-duplex link is necessary. Circulators are used essentially in communication, RADAR, and measurement systems. The first—and probably still the most used type of circulators was based on passive structures exploiting ferrite materials. This approach leads to cumbersome, scantly integrable, narrowband devices, and requiring an ofteninconvenient magnetic bias [18]-[23]. A very interesting improvement could be represented by active circulators. In this case, there are a dc power consumption and a lower power handling as drawbacks, compared to the ferrite-based solution, but a better performance in terms of integration level and frequency bandwidth is expected thanks to intrinsic technology advantages (it is possible to use the same technology for different functionalities) and dedicated design techniques.

A former active, wideband approach was based on a distributed structure exhibiting a wideband behavior (6/18 GHz) but a very low isolation between ports, key performance for

0018-9480 © 2018 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.

front-end circuits [24]. A wider bandwidth circuit was proposed in [25], but also in this case the insertion loss is critical, especially if the circulator is placed before an LNA. Another distributed approach making use of distributed amplifiers connected in a ring topology exhibits a 40% bandwidth [26] with an improved insertion loss. By the connection of an active splitter and an active combiner, it is possible to implement a two-branch active quasi-circulator [27]-[29] in which the circulation of signals is guaranteed by a phase-cancellation operation. Such an operation does not exceed the 12% operating bandwidth. Another phase-cancellation approach is reported in [30], leading to an even narrower bandwidth. A 20% operating bandwidth is possible by the combination of the Wilkinson power dividers and amplifiers [31]. A 3:1 bandwidth is achievable by using slow wave directional coupler and wideband amplifiers, as reported in [32].

Another interesting architecture makes use of the combination of particular two-port subcircuits able to vary differently the phase of signals flowing in different directions through them [33], [34]. Such special circuits are called nonreciprocal phase shifters (NRPSs). By means of NRPSs, it is possible to build a three-port architecture in which, by properly summing or subtracting signals at the ports, the circulation functionality can be obtained. The reported circulators do not exceed bandwidths of 10%/15%, but this is strictly correlated with the bandwidth of the NRPSs. From this point of view, an effort was spent to widen the operating bandwidth by proposing a new NRPS architecture based on Wilkinson power dividers, classical phase shifters and amplifiers (which introduce the nonreciprocal behavior thanks to the unilaterality of active devices), achieving a 28% bandwidth [35], [36]. Such NRPS topology provided the basis for a novel circulator architecture, achieving a measured 26% operating bandwidth in hybrid technology for L-band applications; even better results were obtained in the X-band with the design of a GaAs MMIC demonstrator [37], [38], which exhibited a simulated 36% band.

With the aim of extending the operating bandwidth of the NRPSs, a new active topology [39] has been proposed, based on a distributed amplification concept. In this contribution, a complete theoretical analysis is provided together with a step-by-step circuit design flow description. The present contribution is structured as follows. In Section II, the circuit architecture is introduced. In Sections III and IV, the detailed circuit analysis and test circuit design are, respectively, presented. In Section V, the experimental results are analyzed and compared with simulations. Finally, Section VI gives the main conclusion.

II. CIRCUIT ARCHITECTURE

Ideally, an NRPS is an active two-port network able to produce two different phase delays depending on the direction of the incoming signal. The difference between these delays, namely, the phase shift, should be kept as constant as possible on a wide frequency range to enable broadband circuit operation. Furthermore, the NRPS should not affect signal amplitude, providing negligible insertion loss in both signal directions. Such a complex analog operation can only




Fig. 1. Schematic representation of a quasi-circulator.




Fig. 2. NRPS block diagram.


be achieved by partitioning the process in different elementary operations which, in turn, can be addressed separately: in more detail, signal routing and signal delay functionalities are implemented by means of a quasi-circulating three-port network and a four-port filtering network, respectively.

A quasi-circulator is a three-port network that allows the signals to flow only from port A toward port B and from port C toward port A, as schematically depicted in Fig. 1.


On the other hand, the four-port filtering network consists of two separated paths, each featuring a different signal delay: obviously, by properly choosing such delays, different phaseshifting performances will be achieved.

NRPS operating principle can be easily understood by referring to the simplified block diagram proposed in Fig. 2: the signal at port 1 flows along the allowed path B-C, passing through the filtering (phase shifting) section ϕ_1 and the allowed path A-B, and finally emerges at port 2; on the other hand, a signal at port 2 flows along the allowed path B-C, passing through the filtering (phase shifting) section ϕ_2 and the allowed path A-B, and finally emerges at port 1. A signal flowing in the structure therefore undergoes different phase delays, depending on its direction: this phase difference, namely, differential-phase shift, is kept as constant as possible over the entire operating bandwidth.

In principle, every differential-phase shift can be implemented by the proper choice of the filtering section: depending on this value, different circulators or isolator architectures are possible (see Fig. 3). In more detail, connecting three NRPSs (featuring 60° each) in a delta topology, a broadband circulator is possible [33]; on the other hand, by connecting a single NRPS (featuring 180°) with a 0° delay line or two 90° delay lines, a broadband isolator or circulator are, respectively, achieved [40]; again, using a more complicated topology with two NRPSs (featuring 90° each), a 90° coupler and a 180° coupler, a broadband circulator featured by two isolated ports



Circulator and isolators achievable by means of (a) 60°, (b) 180°,



Distributed amplifier as a quasi-circulator.

can be realized [41]. Furthermore, implementing a 180° NRPS, would theoretically enable the realization of a broadband microwave gyrator, providing that the insertion phase is at the same time minimized.

III. DESIGN METHOD

As already stated, NRPS implementation can be successfully accomplished by addressing separately the signal routing and signal delay functionalities. In the following, two distinct sections are, respectively, dedicated to the directive-distributed amplifier and to the phase-shifting section designs.

A. Directive-Distributed Amplifier

Distributed amplifier represents a fairly old and well-known concept and is usually employed in a variety of applications where ultrabroadband performance represents a fundamental prerogative. Despite its inherent versatility, due to the presence of four ports, this topology is typically used as a singleinput/-single-output network except for very rare applications like meta-distributed amplifiers [42] or quasi-circulating structures [43], [44]; in the latter case, the distributed amplifier actually behaves as an active three-port network, as shown in Fig. 4. Using the same port reference of Fig. 1, the related scattering parameter matrix should be the following:

$$S = \begin{pmatrix} S_{AA} & S_{AB} & S_{AC} \\ S_{BA} & S_{BB} & S_{BC} \\ S_{CA} & S_{CB} & S_{CC} \end{pmatrix}$$

$$= \begin{pmatrix} 0 & 0 & 0 \\ G_{fwd} & 0 & 1 \\ G_{rev} & 1 & 0 \end{pmatrix}$$

$$= \begin{pmatrix} 0 & 0 & 0 \\ 1 & 0 & 1 \\ 0 & 1 & 0 \end{pmatrix}. \tag{1}$$




Fig. 5. Equivalent circuit of a symmetrically tapered distributed amplifier.

Looking at the matrix in (1), S_{ii} parameters (on the main diagonal) are 0 if the circuit shows perfect matching at the corresponding port; furthermore, SAB and SAC terms can be approximated to 0 as an effect of the intrinsic nonreciprocity of the active devices. Incidentally, it is worth pointing out that the term S_{BC} (ideally 0 in a quasi-circulator) maintains the same value of S_{CB} , because of the amplifier drain line's reciprocity; however, this is not a problem considering that C port is inaccessible in the presented topology.

On the other hand, S_{AB} and S_{AC} terms deserve a separate discussion since they must be carefully optimized by design: in particular, by tapering transconductances of the active devices, reverse gain G_{rev} can be minimized over the entire operating bandwidth while maintaining a forward gain G_{fwd} near to unity. Referring to the equivalent model of an N-cell symmetrically tapered distributed amplifier (see Fig. 5), the following expressions for the forward and reverse gains can be, respectively, obtained:

$$G_{\text{fwd}} = \left| Z_0 \sum_{i=0}^{M} g_{\text{mi}} \right|^2 \tag{2}$$

$$G_{\text{rev}} = \left| Z_0 \sum_{i=0}^{M} g_{\text{mi}} \cos[(N-2i)\theta(\omega)] \right|^2 = |Z_0 F(\omega)|^2$$
 (3)

where M = N/2 for N even and M = (N-1)/2 for N odd. Directivity $D(\omega)$ can be defined as the ratio between the above-mentioned gains: note that the expression in (2) is completely frequency independent, whereas array factor $F(\omega)$ in (3) depends on frequency by means of the electrical length $\theta(\omega)$. Controlling the array factor permits to obtain the desired directivity

$$D(\omega) = \frac{G_{\text{fwd}}}{G_{\text{rev}}} = \left| \frac{\sum_{i=0}^{M} g_{mi}}{F(\omega)} \right|^2 = \left| \frac{F(0)}{F(\omega)} \right|^2. \tag{4}$$

In particular, the maximum product between directivity and bandwidth can be achieved only if the array factor is designed to be a Chebyschev polynomial $T_n(x)$. Following the analysis in [18], an *n*-order polynomial has to be modified by a proper variable substitution which allows to restrict the ± 1 ripple within the range $[\theta_m, \pi - \theta_m]$:

$$x = \frac{\cos(\theta(\omega))}{\cos(\theta_m)} \tag{5}$$

$$T_n\left(\frac{\cos\theta}{\cos\theta_m}\right) = 2\frac{\cos\theta}{\cos\theta_m}T_{n-1}\left(\frac{\cos\theta}{\cos\theta_m}\right) - T_{n-2}\left(\frac{\cos\theta}{\cos\theta_m}\right). \tag{6}$$




Fig. 6. Directive-distributed amplifier design chart.

The parameter θ_m is the electrical length at the beginning of the operating band and is related to the achievable fractional bandwidth by the following expression:

$$\theta_m = \frac{1}{2} \left(\pi - B \% \frac{\pi}{2} \right), \text{ where } B \% = 2 \frac{\theta_2 - \theta_1}{\theta_2 + \theta_1}.$$
 (7)

Now the array factor can be reformulated as

$$F(\omega) = K \left| T_n \left(\frac{\cos \theta}{\cos \theta_m} \right) \right|. \tag{8}$$

Considering last equality in (4), the K factor should be determined by imposing the desired value of forward gain

$$K = \frac{G_{\text{fwd}}}{Z_0} \left| T_n \left(\frac{1}{\cos \theta_m} \right) \right|^{-1}. \tag{9}$$

Finally, the directivity can be rewritten as follows:

$$D(\omega) = \frac{\left| T_n \left(\frac{1}{\cos \theta_m} \right) \right|}{\left| T_n \left(\frac{\cos \theta}{\cos \theta_m} \right) \right|} = \frac{D_m}{\left| T_n \left(\frac{\cos \theta}{\cos \theta_m} \right) \right|}$$
(10)

where D_m is the minimum directivity, i.e., the directivity at extreme electrical lengths (frequencies) θ_m and $\pi - \theta_m$ when the polynomial T_n approaches unity.

A useful design chart can be constructed by plotting, on the same graph, the minimum directivity (in log units) as a function of the parameter θ_m for different cell numbers (different polynomial orders). As can be noticed from Fig. 6, fixing a number of cells and decreasing parameter θ_m (i.e., increasing fractional bandwidth B%), lower values of minimum directivity are possible; on the other hand, fixing the parameter θ_m (i.e., fixing fractional bandwidth B%) and increasing the number of cells, higher values of minimum directivity can be achieved.

B. Phase-Shifting Section

The proper choice of this delay element allows for any value of differential-phase shift: in principle, any switched network topology can be exploited and rearranged to work as a four-port network featured by two isolated paths. Even limiting the attention to 180° differential-phase shift, as the most difficult to be implemented on a wide band, several




Fig. 7. Phase-shifting section schematic (APN/BPN).




Fig. 8. Port reflection components.

distributed and lumped realization can be found: in [45], a distributed implementation is illustrated featuring pretty good phase shift and magnitude unbalance but implying an excessive amount of area occupation; in [46] and [47], two different lumped implementations are proposed, respectively, based on all-pass/all-pass network (APN/APN) and all-pass/bandpass network (APN/BPN).

The latter solution (APN/BPN), reported in Fig. 7, seems to guarantee a significantly better level of phase deviation in the bandwidth together with a circuit topology more suitable for active device biasing purposes. Circuit elements can be easily determined by means of the following formulas (where ω_0 is the center frequency and r is a dimensionless parameter setting the frequency slope of the passband response):

$$L_{1} = r \frac{Z_{0}}{\omega_{0}} \quad C_{1} = \frac{1}{\omega_{0} r Z_{0}}$$

$$L_{2} = \frac{Z_{0}}{\omega_{0}} \quad C_{2} = \frac{1}{\omega_{0} Z_{0}}.$$
(11)

IV. TEST CIRCUIT

A monolithic test circuit has been designed to verify the feasibility of the proposed topology and to evaluate its performance. Design starts fixing the number of distributed amplifier cells and associated directivity: in an ideal case of lossless and perfectly matched structure, $G_{\rm fwd}$ should be designed to be unity, while $G_{\rm rev}$ is numerically equal to the reflection coefficient Γ at both ports (see Fig. 8). Unfortunately, drain line loss A_d imposes a forward gain greater than unity which in turn worsen port reflections by the same factor, since the minimum directivity has already been chosen (see again Fig. 8).

Drain line loss A_d mainly depends on drain–source admittance G_{dsi} of the active devices, through the device size W_i , and the normalized drain–source admittance G_{dsw} . Simplifying the analysis [48] in the low-frequency approximation




Fig. 9. Schematic of the elementary cell.

(far below line cutoff frequency), drain line loss expression becomes

$$A_d = \frac{Z_0}{2} \sum_{i=0}^{N} W_i G_{\text{dsw}} = \frac{Z_0}{2} W_{\text{TOT}} G_{\text{dsw}}.$$
 (12)

The choice of the actual periphery should be carried on the basis of the desired output power level (P_{TOT}), having device bias condition and relative output power density (P_W) already been determined

$$W_{\text{TOT}} = \frac{P_{\text{TOT}}}{P_W}.$$
 (13)

Once the desired return losses and drain line insertion loss have been defined, a simple linear system allows setting the correct value for the forward and reverse gain (minimum directivity)

$$\begin{cases}
\Gamma|_{dB} = G_{\text{fwd}}|_{dB} + G_{\text{rev}}|_{dB} - A_d|_{dB} \\
G_{\text{fwd}}|_{dB} - A_d|_{dB} = 0.
\end{cases}$$
(14)

Solving the linear set of equations (14), the required value of minimum directivity can be determined

$$D_m|_{dB} = \Gamma|_{dB} + A_d|_{dB}. \tag{15}$$

The broadband NRPS has been designed using the 0.5-µm GaN/SiC HEMT process developed by SELEX ES (now Leonardo S.p.A.), featuring $I_{DSS} = 600$ mA/mm at $V_{\rm DD} = 25$ V. The target design covers more than one octave, i.e., 3-7 GHz, with a saturated output power (P_{TOT}) of at least 30 dBm. Analyzing the device bias condition ($V_{\rm DD}$ = 25 V and $I_D = 50\% I_{DSS}$) lets the output power density and the normalized drain-source admittance to be assessed: considering 15% of drain efficiency (realistic for a distributed topology), a P_W of 1.12 W/mm is inferred; on the other hand, S-parameter measurements of FET devices suggest 13 mS/mm to be a consistent value for G_{dsw} . From (13), W_{TOT} results to be around 900 μ m which, substituted into (12) gives an A_d approximately equal to -3 dB. Considering expression in (15) and imposing a return loss of 12 dB, a D_m of 15 dB is mandatory.

Looking at the design chart in Fig. 6 and applying (7), minimum directivity should be achieved for $\theta_m/\pi=0.3$: desired value can be met by means of three cells. Total active periphery can be thus partitioned into three active devices

TABLE I
CIRCUIT ELEMENTS OF PHASE-SHIFTING SECTION

| Element | Value |
|--|--|
| $egin{array}{c} L_1 \ C_1 \ L_2 \ C_2 \end{array}$ | 2.52 nH 0.48 pF 1.74 nH 0.69 pF |

featured by $4 \times 75~\mu m$ periphery each. Applying a secondorder polynomial, as reported in (6), the following expressions for the normalized transconductances can be derived:

$$\bar{g}_{m0} = \bar{g}_{m2} = \left(\frac{1}{\cos(\theta_m)}\right)^2 \quad \bar{g}_{m1} = \left(\frac{1}{\cos(\theta_m)}\right)^2 - 1. \quad (16)$$

Furthermore, substituting the second of (14) into (9) allows calculating K coefficient which, substituted in (8), returns the array factor (i.e., actual transconductance values)

$$F(\omega) = 16 + 24\cos(2\theta) \tag{17}$$

where $g_{m0} = g_{m2} = 24$ mS and $g_{m1} = 16$ mS. Now, these values have to be implemented by inserting a proper capacitance in series to the FET gate, whose expression, being g_{mw} the normalized transconductance and C_{gsi} the *i*th intrinsic gate capacitance, would be

$$C_{\rm si} = \frac{G_{\rm dsw}}{g_{\rm mw} - G_{\rm dsw}} C_{\rm gsi}.$$
 (18)

Another capacitance should be placed in parallel to the drain node, in order to equalize gate and drain lines phase velocity, according to the following expression:

$$C_{\text{addi}} = \frac{G_{\text{gsi}}G_{\text{si}}}{G_{\text{gsi}} + G_{\text{si}}} - C_{\text{dsi}}.$$
 (19)

Finally, for amplifier proper operation, it is mandatory to set 90° as the electrical length of the elementary cell (see Fig. 9) at center frequency, that is, the maximum phase shift achievable by a single T-section made up of lumped elements [49]. To improve amplifier frequency response, three elementary cells, made up by an active T-section (including the active device) and a dummy T-section (including capacitance), were employed.

Last step in MMIC design is the definition of the APN/BPN phase-shifting section: applying formulae in (11) for $f_0 = 5$ GHz and r = 1.45 (for best broadband performance [47]), the values of circuit elements are easily obtained (see Table I).

The photograph of the designed broadband NRPS is presented in Fig. 10. Chip size is $3.5 \times 3.4 \text{ mm}^2$. As effect of g_{mi} modulation, achieved by series capacitors insertion, the use of bypass resistances becomes necessary for biasing FETs. According to (19), drain additive capacitances C_{addi} resulted to be so small that they were omitted, and phase velocities were equalized by simply tuning the inductor values.

Looking at Fig. 10, port 1 and port 2 are visible in the upper left and right borders, respectively. Bias pads are placed on the upper and lower sides of the MMIC. The four-port phase-shifting network can be seen between the two distributed

| | COMPARISON OF REPORTED NRPSs | | | |
|-----------|------------------------------|------------------------|---------|--|
| | | | | |
| IFFERENCE | Frequency | Typical Insertion Loss | Power h | |
| EG] | [GHz] | [dB] | [V | |

| Reference | Phase-difference [deg] | Frequency [GHz] | Typical Insertion Loss [dB] | Power handling [W] | Technology | Year |
|-----------|---------------------------|--------------------|-----------------------------|--------------------|------------|------|
| [34] | 60 | 7.0-13 | 3 | 1 | MMIC | 1989 |
| [35] | 60 | 1.7-1.9 | 7 | 0.2 | HMIC | 2007 |
| [38] | 90 | 1.3-1.6 | 2 | | HMIC | 2012 |
| [19] | 70 | 2.4-2.4 | | 10^{4} | Ferrite | 2006 |
| [50] | 300 | 30-50 | 1.3 | | Ferrite | 2012 |
| [51] | 400 | 12-14 | 20 | 10^{2} | Ferrite | 2013 |
| This work | 180 | 3.0-7.0 | 1 | 1 | MMIC | 2017 |




Fig. 10. Photograph of the fabricated MMIC.

amplifiers: the APN and the BPF are on the upper and lower sides, respectively. The classical APN structure was modified to bias the drain of the left distributed amplifier; the BPF circuit topology on the contrary was exploited in order to bias the gate of the left distributed amplifier and the drain of the other one. The remaining gate of the right distributed amplifier was biased by the termination resistor directly connected to the bias pad.

V. EXPERIMENTAL RESULTS

The presented MMIC was successfully tested by means of linear S-parameter and gain compression measurements, proving the effectiveness of the approach. As an effect of the design algorithm proposed in Section IV, both port matchings are below the desired level of 12 dB, except for a small portion of the band between 4 and 5 GHz (see Fig. 11); furthermore, a pretty good accordance between simulation and measurements can be noted.

The same accordance between simulated and experimental data can be appreciated about the insertion gain, roughly equal to 0 dB all over the operating band (see Fig. 12).




Fig. 11. Port matching.




Fig. 12. Insertion gain.

The most important figure of merit, i.e., the differentialphase shift between the two ways, is reported in Fig. 13. The proposed topology provides an almost perfect phase inversion between signals traveling in opposite directions: 180° differential-phase shift with negligible errors as small as 2°, except for the really low portion of the band, again in good accordance with predictions.

Finally, large-signal measurements of insertion gain show a P_{out,1 dBc} around 25 dBm, with a saturated output power in line with the required level of 30 dBm (see Fig. 14). Unfortunately, the absence of a nonlinear model for the concerned FET periphery does not allow for an accurate measurement versus simulation comparison.

A comparative table illustrates the differences among the present work and other NRPS implementation both as stand-alone topologies or as a part of isolator/circulator circuits




Fig. 13. Differential-phase shift.




Fig. 14. Power and gain compression at center frequency (5 GHz).

(see Table II). Different implementations, herein considered, span across several technological domains from MMIC/HMIC to ferrite circuits. As can be noticed, this paper exhibits the best tradeoff between bandwidth and insertion loss; powerhandling capability is definitely lower with respect to the ferromagnetic solutions which, in turn, are less suitable for integration and need to be provided with cumbersome magnetic bias circuitry.

VI. CONCLUSION

A novel technique for the realization of broadband NRPSs has been proposed: the design approach is based on the integration of directive-distributed amplifiers, employed as quasi-circulators, and a four-port filtering network as a signal delay element. A complete description of the circuit synthesis algorithm has been provided and accompanied with explicit design formulae and a design chart.

A monolithic test circuit in the 3–7-GHz band has been designed and measured to validate the effectiveness of the method: a 180° NRPS, acting as broadband differential-phase inverter, has been selected as the most challenging phase shift value to be implemented. The realized GaN MMIC features a quite compact layout $(3.5 \times 3.4 \text{ mm}^2)$ and achieves the target 180° with a typical error of $\pm 2^\circ$, showing an insertion loss of about 1 dB, a port matching better than 10 dB, and a saturated output power near to 1 W.

REFERENCES

- D. W. Runton, B. Trabert, J. B. Shealy, and R. Vetury, "History of GaN: High-power RF gallium nitride (GaN) from infancy to manufacturable process and beyond," *IEEE Microw. Mag.*, vol. 14, no. 3, pp. 82–93, May 2013.
- [2] N. J. Kolias and M. T. Borkowski, "The development of T/R modules for radar applications," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Montreal, QC, Canada, Jun. 2012, pp. 1–3.
- [3] A. Bentini, W. Ciccognani, M. Palomba, D. Palombini, and E. Limiti, "High-density mixed signal RF front-end electronics for T-R modules," in *Proc. IEEE-AESS Eur. Conf. Satellite Telecommun.*, Rome, Italy, Oct. 2012, pp. 1–6.
- [4] P. Colantonio et al., "A C-band high-efficiency second-harmonic-tuned hybrid power amplifier in GaN technology," *IEEE Trans. Microw. Theory Techn.*, vol. 54, no. 6, pp. 2713–2722, Jun. 2006.
- [5] R. Giofrè, L. Piazzon, P. Colantonio, E. Cipriani, and F. Giannini, "GaN power amplifiers: Results and prospective," *Int. J. Microw. Opt. Technol.*, vol. 9, no. 1, pp. 13–19, 2014.
- [6] E. Cipriani, P. Colantonio, and F. Giannini, "The effect of 2nd harmonic control on power amplifiers performances," in *Proc. Eur. Microw. Integr. Circuit Conf.*, Amsterdam, The Netherlands, Oct. 2012, p. 345–348.
- [7] S. Miwa et al., "A 67% PAE, 100 W GaN power amplifier with on-chip harmonic tuning circuits for C-band space applications," in IEEE MTT-S Int. Microw. Symp. Dig., Baltimore, MD, USA, Jun. 2011, pp. 1–4.
- [8] P. Colantonio, F. Giannini, R. Giofrè, and L. Piazzon, "Evaluation of GaN technology in power amplifier design," *Microw. Opt. Technol. Lett.*, vol. 51, no. 1, pp. 42–44, Jan. 2009.
- [9] H. Xu, C. Sanabria, A. Chini, S. Keller, U. K. Mishra, and R. A. York, "A C-band high-dynamic range GaN HEMT low-noise amplifier," *IEEE Microw. Wireless Compon. Lett.*, vol. 14, no. 6, pp. 262–264, Jun. 2004.
- [10] K. W. Kobayashi et al., "A cool, sub-0.2 dB noise figure GaN HEMT power amplifier with 2-watt output power," *IEEE J. Solid-State Circuits*, vol. 44, no. 10, pp. 2648–2654, Oct. 2009.
- [11] W. Ciccognani, S. Colangeli, E. Limiti, and P. Longhi, "Noise measure-based design methodology for simultaneously matched multi-stage low-noise amplifiers," *IET Circuits, Devices Syst.*, vol. 6, no. 1, pp. 63–70, Jan. 2012.
- [12] A. Barigelli et al., "Development of GaN based MMIC for next generation X-Band space SAR T/R module," in Proc. Eur. Microw. Integr. Circuit Conf., Amsterdam, The Netherland, Oct. 2012, pp. 369–372.
- [13] B. Y. Ma, K. S. Boutros, J. B. Hacker, and G. Nagy, "High power AlGaN/GaN Ku-band MMIC SPDT switch and design consideration," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Atlanta, GA, USA, Jun. 2008, pp. 1473–1476.
- [14] A. Bettidi et al., "High power GaN-HEMT SPDT switches for microwave applications," Int. J. RF Microw. Comput.-Aided Eng., vol. 19, no. 5, pp. 598–606, Jun. 2009.
- [15] E. Limiti et al., "T/R modules front-end integration in GaN technology," in Proc. IEEE Wireless Microw. Technol. Conf., Cocoa Beach, FL, USA, Apr. 2015, pp. 1–6.
- [16] P. Schuh et al., "GaN MMIC based T/R-module front-end for X-band applications," in Proc. Eur. Microw. Integr. Circuit Conf., Amsterdam, The Netherland, Oct. 2008, pp. 274–277.
- [17] D. Palombini, A. Bentini, and D. Rampazzo, "A 6–18 GHz integrated HPA-DPDT GaN MMIC," in *IEEE MTT-S Int. Microw. Symp. Dig.*, San Francisco, CA, USA, May 2016, pp. 1–4.
- [18] R. E. Collin, Foundation For Microwave Engineering (Series on Electromagnetic Wave Theory), 2nd ed. Piscataway, NJ, USA: IEEE Press, 2000.
- [19] A. M. T. Abuelma'atti, A. A. P. Gibson, and B. M. Dillon, "Analysis of a 10 kW-2.45 GHz ferrite phase shifter," in *Proc. Eur. Radar Conf.*, Manchester, U.K., Sep. 2006, pp. 261–264.
- [20] "Circulators and isolators, unique passive devices," Philips Semiconductors, Appl. Note AN98035, 1998.
- [21] S. D. Ewing and J. A. Weiss, "Ring circulator theory, design, and performance," *IEEE Trans. Microw. Theory Techn.*, vol. MTT-15, no. 11, pp. 623–628, Nov. 1967.
- [22] J. A. Weiss, "Circulator synthesis," *IEEE Trans. Microw. Theory Techn.*, vol. MTT-13, no. 1, pp. 38–44, Jan. 1965.
- [23] A. E. Booth, "Dual balanced reciprocal waveguide phase shifter," U.S. Patent 3 833 868, Sep. 3, 1974.
- [24] P. Katzin, Y. Ayasli, L. D. Reynolds, Jr., and B. E. Bedard, "6 to 18 GHz MMIC circulators," *Microw. J.*, vol. 35, no. 5, pp. 248–256, 1992.

- [25] I. D. Robertson and A. H. Aghvami, "Novel monolithic ultra-wideband unilateral 4-port junction using distributed amplification techniques," in *IEEE MTT-S Int. Microw. Symp. Dig.*, vol. 2. Albuquerque, NM, USA, Jun. 1992, pp. 1051–1054.
- [26] D. Palombini, M. Palomba, W. Ciccognani, and E. Limiti, "Novel active distributed circulator," *Int. J. Microw. Opt. Technol.*, vol. 9, no. 1, pp. 44–48, 2014.
- [27] D. Kother, B. Hopf, T. Sporkmann, I. Wolff, and S. Kosslowski, "New types of MMIC circulators," in *IEEE MTT-S Int. Microw. Symp. Dig.*, vol. 2. Orlando, FL, USA, May 1995, pp. 877–880.
- [28] A. Moussa, Y. Khalaf, and A. Khalil, "Design of a novel circulator for wireless transceivers," in *Proc. Int. Conf. Microelectron.*, Cairo, Egypt, Dec. 2007, pp. 267–270.
- [29] A. Gasmi, B. Huyart, E. Bergeault, and L. Jallet, "Noise and power optimization of a MMIC quasi-circulator," *IEEE Trans. Microw. Theory Techn.*, vol. 45, no. 9, pp. 1572–1577, Sep. 1997.
- [30] M. J. Cryan and P. S. Hall, "An integrated active circulator antenna," IEEE Microw. Guided Wave Lett., vol. 7, no. 7, pp. 190–191, Jul. 1997.
- [31] G. E. Stratakos, "CAD design of an active MMIC circulator at 21–26 GHz frequency band," in *Proc. Gallium Arsenide Appl. Symp.*, 1998, pp. 355–360.
- [32] C. E. Saavedra and Y. Zheng, "Active quasi-circulator realisation with gain elements and slow-wave couplers," *IET Microw., Antennas Propag.*, vol. 1, no. 5, pp. 1020–1023, Oct. 2007.
- [33] Y. Ayasli, "Field effect transistor circulators," IEEE Trans. Magn., vol. 25, no. 5, pp. 3242–3247, Sep. 1989.
- [34] A. Ohlsson, V. Gonzalez-Posadas, and D. Segovia-Vargas, "Active integrated circulating antenna based on non-reciprocal active phase shifters," in *Proc. Eur. Conf. Antennas Propag.*, Edinburgh, U.K., Nov. 2007, pp. 1–5.
- [35] M. Palomba, W. Ciccognani, E. Limiti, and L. Scucchia, "An active nonreciprocal phase shifter topology," *Microw. Opt. Technol. Lett.*, vol. 54, no. 7, pp. 1659–1661, Apr. 2012.
- [36] M. Palomba, A. Bentini, M. Ferrari, E. Limiti, and D. Palombini, "Novel active non-reciprocal phase shifter," in *Proc. Int. Symp. Microw. Opt. Technol.*, Prague, Czech Republic, 2011, pp. 381–384.
- [37] M. Palomba, A. Bentini, D. Palombini, W. Ciccognani, and E. Limiti, "A novel hybrid active quasi-circulator for L-band applications," in Proc. Int. Conf. Microw., Radar Wireless Commun., Warsaw, Poland, May 2012, pp. 41–44.
- [38] M. Palomba and E. Limiti, "Microwave signal conditioning through non-reciprocal phase shifting," *IET Microw., Antennas Propag.*, vol. 7, no. 10, pp. 809–818, Jul. 16 2013.
- [39] D. Palombini, M. Palomba, S. Colangeli, and E. Limiti, "Novel broad-band nonreciprocal 180° phase-shifter," in *Proc. Int. Conf. Microw.*, Radar Wireless Commun., Warsaw, Poland, May 2012, pp. 31–34.
- [40] I. J. Bahl, "The design of a 6-port active circulator," in *IEEE MTT-S Int. Microw. Symp. Dig.*, vol. 2. New York, NY, USA, May 1988, pp. 1011–1014.
- [41] Y. Naito, M. Iwakuni, K. Araki, and A. Ikeda, "A new-type of electronic circulator at 800 MHz band," in *Proc. Eur. Microw. Conf.*, Warsaw, Poland, Sep. 1980, pp. 502–506.
- [42] J. Mata-Contreras, D. Palombini, T. M. Martín-Guerrero, A. Bentini, C. Camacho-Peñalosa, and E. Limiti, "Active GaN MMIC diplexer based on distributed amplification concept," *Microw. Opt. Technol. Lett.*, vol. 55, pp. 1041–1045, May 2013.
- [43] S. N. Prasad and Z. M. Li, "Optimal design of low crosstalk, wideband, bidirectional distributed amplifiers," in *IEEE MTT-S Int. Microw. Symp. Dig.*, vol. 2. San Francisco, CA, USA, Jun. 1996, pp. 847–850.
- [44] O. P. Leisten, R. J. Collier, and R. N. Bates, "Distributed amplifiers as duplexer/low crosstalk bidirectional elements in S-band," *Electron. Lett.*, vol. 24, no. 5, pp. 264–265, Mar. 1988.
- [45] S.-Y. Eom, "Broadband 180° bit phase shifter using a λ/2 coupled line and parallel λ/8 stubs," *IEEE Microw. Compon. Lett.*, vol. 14, no. 5, pp. 228–230, May 2004.
- [46] D. Adler and R. Popovich, "Broadband switched-bit phase shifter using all-pass networks," in *IEEE MTT-S Int. Microw. Symp. Dig.*, vol. 1. Boston, MA, USA, Jul. 1991, pp. 265–268.
- [47] X. Tang and K. Mouthaan, "Design considerations for octave-band phase shifters using discrete components," *IEEE Trans. Microw. Theory Techn.*, vol. 58, no. 12, pp. 3459–3466, Dec. 2010.
- [48] J. B. Beyer, S. N. Prasad, R. C. Becker, J. E. Nordman, and G. K. Hohenwarter, "MESFET distributed amplifier design guidelines," *IEEE Trans. Microw. Theory Techn.*, vol. MTT-32, no. 3, pp. 268–275, Mar. 1984.

- [49] G. L. Matthaei, L. Young, and E. M. T. Jones, Microwave Filters, Impedance-Matching Networks and Coupling Structures, 2nd ed. Norwood, MA, USA: Artech House, 1980.
- [50] G. Hamoir, J. D. L. T. Medina, L. Piraux, and I. Huynen, "Self-biased nonreciprocal microstrip phase shifter on magnetic nanowired substrate suitable for gyrator applications," *IEEE Trans. Microw. Theory Techn.*, vol. 60, no. 7, pp. 2152–2157, Jul. 2012.
- [51] S. Adhikari, A. Ghiotto, S. Hemour, and K. Wu, "Tunable non-reciprocal ferrite loaded SIW phase shifter," in *IEEE MTT-S Int. Microw. Symp. Dig.*, Seattle, WA, USA, Jun. 2013, pp. 1–3.



Mirko Palomba received the M.S. degree in electronic engineering and Ph.D. degree in telecommunication and microelectronics engineering from the University of Roma Tor Vergata, Rome, Italy, in 2010 and 2014, respectively.

He was a Researcher at a Consortium born within the University of Roma Tor Vergata until 2017, when he has joined Leonardo S.p.A., Rome. He has treated nonlinear topics concerning circuitry useful to frequency conversion and high-performing circuits for new-generation front-end circuits, espe-

cially those involving GaN technology. He was involved in national and European projects as a Designer responsible for programs, working for known space agencies (European Space Agency, Italian Space Agency), aerospace companies (Thales Alenia Space, Rheinmetall, Space Engineering), and European foundries (Leonardo, UMS, OMMIC). He has authored or co-authored over 40 scientific publications. His current research interests include microwave/millimeter-wave circuit design, linear circuits, in particular those circuits used for signal conditioning functionalities useful to multifunction chips, core chips, and transmit–receive modules.



Diego Palombini was born in Rome, Italy, in 1983. He received the M.S. degree in electronic engineering and Ph.D. degree in telecommunication engineering and microelectronics from the University of Roma Tor Vergata, Rome, in 2008 and 2012, respectively.

From 2012 to 2014, he was a Microwave Engineer with Wave Advanced Technology Application s.r.l, Rome. Since 2014, he has been a Microwave Engineer with the Microwaves and Antenna Department, Elettronica S.p.A, Rome, where he is involved in the

design of advanced GaN MMICs for EW applications. He has authored or co-authored over 30 scientific publications, mainly in the field of ultra-wideband microwave circuits development, with particular interest in distributed and meta-distributed structures for signal amplification, conditioning, and routing applications. His current research interests include wideband power amplifiers, high linearity switches, and microwave mixers.



Sergio Colangeli received the M.S. degree in electronic engineering and Ph.D. degree in telecommunications and microelectronics from the University of Roma Tor Vergata, Rome, Italy, in 2008 and 2013, respectively.

He is currently a Researcher with the University of Roma Tor Vergata. He has designed a number of low-noise amplifiers in different commercial GaAs and GaN HEMT technologies from C- to Ka-band. He is familiar with typical characterization techniques, in particular S-parameters and Y-factor, but

also with less common ones, such as cold-source noise measurements, especially as applied to noise source–pull. He has carried out several measurement campaigns at cryogenic temperatures. He has authored or co-authored over 50 scientific papers. His current research interests include low-noise design methodologies for microwave applications, low-noise amplification and small-signal and noise characterization, modeling of microwave active devices, and stability analysis of microwave circuits, mainly at small signal.



Walter Ciccognani received the degree in electronic engineering and Ph.D. degree in telecommunications and microelectronics from the University of Roma Tor Vergata, Rome, Italy, in 2002 and 2007, respectively.

He has been an Assistant Professor with the University of Roma Tor Vergata, since 2012, where he has been teaching a course in microwave measurements since 2013. His current research interests include linear microwave circuit design methodologies, linear and noise analysis/measurement tech-

niques, and small-signal and noise modeling of microwave active devices.



Ernesto Limiti (M'93) was a Research and Teaching Assistant from 1991 to 1997 and an Associate Professor from 1998 to 2001, and is currently a Full Professor of electronics with the Electrical Engineering Department, University of Roma Tor Vergata, Rome, Italy. He is currently the Head of the Electrical Engineering Department, University of Roma Tor Vergata. He has authored or co-authored over 350 publications on refereed international journals and presentations within international conferences. His current research interests include three main

lines, all of them belonging to the microwave and millimeter-wave electronics area. The first one is related to characterization and modeling for active and passive microwave and millimeter-wave devices. Regarding active devices, the research line is oriented to small-signal, noise, and large-signal modeling. For active devices, novel methodologies have been developed for the noise characterization and the subsequent modeling, and equivalent-circuit modeling strategies have been implemented both for small- and large-signal operating regimes for GaAs, GaN, SiC, Si, and InP MESFET/HEMT devices. The second line is related to design methodologies and characterization methods for low-noise devices and circuits. The main focus is on cryogenic amplifiers and devices. Finally, the third line is in the analysis and design methodologies for linear and nonlinear microwave circuits.

Prof. Limiti is a member of the Steering Committee of international conferences and workshops. He is a Referee for international journals of the microwave and millimeter-wave electronics sector. He has been the President of the Laurea and Laurea Magistrale degrees in electronic engineering of the University of Roma Tor Vergata, and is a member of the committee of the Ph.D. program in telecommunications and microelectronics, tutoring an average of four doctoral candidates per year.