

Single-Ended and Differential Ka-Band BiCMOS Phased Array Front-Ends

Byung-Wook Min, *Student Member, IEEE*, and Gabriel M. Rebeiz, *Fellow, IEEE*

Abstract—Single-ended and differential phased array front-ends are developed for Ka-band applications using a $0.12\ \mu\text{m}$ SiGe BiCMOS process. The phase shifters are based on CMOS switched delay networks and have 22.5° phase resolution and $<4^\circ$ rms phase error at 35 GHz, and can handle $+10\ \text{dBm}$ of RF power ($P_{1\text{dB}}$) with a 3rd order intermodulation intercept point (IIP3) of $+21\ \text{dBm}$. For the single-ended design, a SiGe low noise amplifier is placed before the CMOS phase shifter, and the LNA/phase shifter results in $11 \pm 1.5\ \text{dB}$ gain and $<3.4\ \text{dB}$ of noise figure (NF), for a total power consumption of only 11 mW. For the differential front-end, a variable gain LNA is also developed and shows 9–20 dB gain and $<1^\circ$ rms phase imbalance between the eight different gain states. The differential variable gain LNA/phase shifter consumes 33 mW, and results in $10 \pm 1.3\ \text{dB}$ gain and 3.8 dB of NF. The gain variation is reduced to $9.1 \pm 0.45\ \text{dB}$ with the variable gain function applied. The single-ended and differential front-ends occupy a small chip area, with a size of $350 \times 800\ \mu\text{m}^2$ and $350 \times 950\ \mu\text{m}^2$, respectively, excluding pads. These chips are competitive with GaAs and InP designs, and are building blocks for low-cost millimeter-wave phased array front-ends based on silicon technology.

Index Terms—Ka-band, low-noise amplifier (LNA), phase error, phase shifter, phased array, SiGe BiCMOS integrated circuit, variable gain amplifier.

I. INTRODUCTION

PHASED-ARRAY systems have been used since the 1950's to achieve electronic beam control and fast beam scanning [1], [2]. They require a receiver front-end per antenna element which includes a low-noise amplifier (LNA), a phase shifter, and a variable gain amplifier (VGA). These have been implemented with GaAs- or InP-based discrete modules especially at millimeter-wave frequencies, resulting in relatively high cost and low integration density. However, with recent developments in silicon technologies, it is possible to build Si-based phased array on a single chip [3], [4], and the number of GaAs components can be drastically reduced.

Fig. 1 shows the block diagram of a phased array receiver front-end. The electronic phase shifters vary the insertion phase




Fig. 1. Block diagram of a SiGe BiCMOS receiver front-end for an RF phase-shifting phased-array system.

of the incoming signal and this results in the antenna beam scanning. The VGA can weight the RF signals to tailor the beamwidth and sidelobe level and also compensate for the gain variation of the phase shifter. The RF phase-shifting architecture has been used since the 1950s and has several advantages over the LO or IF phase-shifting architecture [3]. 1) The possible interferer is canceled before the mixer/receiver, and this greatly relaxes the mixer linearity and overall dynamic range requirement (since the Wilkinson power combiner is a linear passive circuit [5], [6]). 2) There is no need to distribute a local oscillator signal over the chip, which is important for large element systems. 3) The power consumption is reduced since only one mixer is needed for the entire array. There are four basic types of phase shifters [7]: switched delay [8]–[10], loaded reflection [11], [12], loaded line [13], [14], and vector modulation [15], [16], and all can be designed using either distributed or lumped-elements, but the lumped element design is preferable on silicon for high integration density. The phase shifter can either be analog-based (continuous phase shift) or digital-based (step phase shift). The digital passive phase shifter has advantages of simple control circuits and immunity to noise in the control lines.

A 4-bit digital-type phase shifter with 22.5° phase resolution (a maximum phase error of $\pm 11.25^\circ$) is the most specified design for satellite communications and radar systems. This is because, with $\pm 11.25^\circ$ phase delay resolution, the phased arrays can scan the antenna beam with negligible decrease of the array gain or increase in the sidelobe levels. Fig. 2 presents the array factor of a linear uniformly excited 16-element phased array with an element-to-element spacing of $d = \lambda/2$ and scanning every 3° with 4-bit phase shifters. The required delay for each element is rounded to the nearest phase delay available in the

Manuscript received August 24, 2007; revised June 19, 2008. Current version published October 8, 2008. This work was supported by the U.S. Army Research Laboratories under Collaborative Technology Agreement (CTA).

B.-W. Min was with the Department of Electrical Engineering and Computer Science, University of Michigan, Ann Arbor, MI 49109 USA. He is now with Qualcomm Inc., Santa Clara, CA 95051 USA (e-mail: byungmin@qualcomm.com).

G. M. Rebeiz is with the Department of Electrical and Computer Engineering, University of California at San Diego, La Jolla, CA 92093 USA (e-mail: rebeiz@ece.ucsd.edu).

Digital Object Identifier 10.1109/JSSC.2008.2004336




Fig. 2. Array factor of a 16-element phased array scanning every 3° from -60° to 60° with 4-bit phase shifters ($d = \lambda/2$).

4-bit phase shifter. The loss at the scanning direction due to the 4-bit phase resolution is < 0.1 dB for all scan angles.

In this paper, single-ended and differential versions of SiGe BiCMOS front-ends are presented for a 35-GHz phased array receiver system (Fig. 1). The application areas are in Ka-band defense and high-data-rate satellite communication systems. The LNA and VGA (for the differential version only) is based on the SiGe heterojunction bipolar transistor (HBT), and the 4-bit switched-delay-type phase shifters are designed using CMOS transistors. In Section II, the SiGe BiCMOS process and phase shifter design are described, followed by the measured results in Section III. Section IV reports the LNA and VGA design, and the measured results of the entire receiver front-end modules (single-ended and differential) are presented in Section V.

II. PHASE SHIFTER DESIGN

A. SiGe BiCMOS Process, Transmission Line, and RF Pads

The Ka-band receiver front-ends are designed using a $0.12\text{ }\mu\text{m}$ SiGe BiCMOS process (IBM 8HP) [17]. The peak cutoff frequency (f_T) of a SiGe HBT is about 200 GHz at a collector current density of $12\text{ mA}/\mu\text{m}^2$, and the minimum noise figure (NF_{\min}) of a common-emitter amplifier is about 1.8 dB at 35 GHz with a current density of $1.5\text{ mA}/\mu\text{m}^2$. Hyper-abrupt junction diodes are also available and used as varactors (HAVAR) [18]. Metal-oxide-metal (MIM) capacitor and spiral inductor models are supported in the process design kit, but, in this work, these are designed using a commercial electromagnetic software (Sonnet¹) since the design-kit layout is not optimal for high density Ka-band circuits.

The IBM 8HP process supports seven metal layers including top two thick metal layers. A $50\text{ }\Omega$ transmission line is designed as shown in Fig. 3(a). The bottom and side ground planes shield the signal line from the lossy substrate. A measured $50\text{ }\Omega$ line results in an impedance (Z_o) of $\sim 48.5\text{ }\Omega$, a loss (α) of 0.4 dB/mm, and an effective permittivity (ϵ_{eff}) of 3.9 at 35 GHz [Fig. 3(b)]. The transition between the transmission line and G-S-G pad is also designed using Sonnet to provide a $50\text{-}\Omega$ impedance, and is





Fig. 3. (a) Shielded $50\text{ }\Omega$ microstrip line structure using the seven-metal-layer profile (IBM 8HP) and (b) measured and modeled S-parameters of the transmission lines ($Z_o = 48.5\text{ }\Omega$, $\alpha = 0.4\text{ dB/mm}$ and $\epsilon_{\text{eff}} = 3.9$).




Fig. 4. Measured S-parameters of the pad transitions.

measured in a back-to-back configuration (Fig. 4). The performance of a single transition is then obtained using a symmetrical ABCD matrix, and results in a return loss of < -25 dB up to 45 GHz, and an insertion loss of 0.2 dB at 35 GHz.

B. CMOS Switches

The phase shifters are based on $0.12\text{ }\mu\text{m}$ CMOS transistors (Fig. 5). The CMOS transistor is a four-port device with a body node of the substrate contact. The CMOS gate is biased using a

¹Sonnet, ver. 10.53, Sonnet Software Inc., Syracuse, NY, 1986–2005.




Fig. 5. (a) Cross sectional view of a CMOS transistor and simplified circuit models of (b) a series switch and (c) a shunt switch with a parasitic-resonating inductor.

large resistor, $R_C = 20 \text{ k}\Omega$, in order to prevent signal leaking and oxide breakdown. Fig. 5(b) shows the simplified circuit model of an nMOS series switch, where C_{ds} is the series capacitance between the drain and source and C_j is the drain and source junction capacitance. R_{sub} is the series resistance from the junction to the ground node, and therefore includes the substrate resistance and substrate contact resistance (R_{subc}). R_{sub} highly depends on the size and distance (from the transistor) of substrate contacts, and even the transistor shape [19]. Therefore, large substrate contacts ($35 \times 50 \text{ }\mu\text{m}^2$) are placed very closely all around each nMOS transistor to minimize this uncertainty, and R_{sub} is assumed to be $50 \text{ }\Omega$ [20]. Minimizing R_{sub} with large substrate contacts also increases the isolation of the CMOS switch because it reduces the input signal leakage through the junction capacitance to the output port.

The on-state resistance of CMOS switches can usually be reduced by enlarging the gate width in low frequency application. However, at Ka-band frequencies, capacitive coupling to the substrate due to the junction capacitances C_j results in an increased signal loss. This means that there is an optimum value for the gate width in order to minimize the insertion loss at a given frequency and a specific input/output impedance [21]. Fig. 6 shows that the insertion loss is minimized when the gate width is $20\text{--}26 \text{ }\mu\text{m}$ (optimal $w = 23 \text{ }\mu\text{m}$). The simplified model values of the switch are also shown for $w = 23 \text{ }\mu\text{m}$.

The CMOS shunt switch and its equivalent circuit is also shown in Fig. 5(c). The gate width of the shunt switch can be larger than the series switch because the junction capacitances do not degrade the on-state switch performance due to the already grounded source. A low on-state resistance is more important for the shunt switch so as to minimize the impedance




Fig. 6. Simulated insertion loss and isolation of CMOS series switch at 35 GHz versus channel width. The simplified model of $23 \text{ }\mu\text{m}$ wide CMOS switch is also shown.

to the ground. However, the junction capacitances degrade the off-state isolation (to ground) and this limits the transistor size. A shunt inductor ($L_R = 1/\omega^2 C_{eq}$) can be connected in parallel with the shunt switch to resonate out the parasitic capacitance (C_{eq}) at a desired frequency and this allows an increase in the transistor size. In Fig. 5(c), C_{eq} and R_{eq} of the equivalent circuit are

$$R_{eq} = \frac{4\omega^2 R_{sub}^2 C_j^2 + 1}{\omega^2 R_{sub} C_j^2} > \frac{4}{\omega C_j} \quad (1)$$

$$C_{eq} = \frac{C_j + 2\omega^2 R_{sub}^2 C_j^3}{4\omega^2 R_{sub}^2 C_j^2 + 1} + C_{ds} \quad (2)$$

and R_{eq} is usually large ($> 500 \text{ }\Omega$) unless the transistor is extremely large. Therefore the off-state isolation depends mostly on the quality factor (Q) of L_R . In the phase shifter design, the gate width of the shunt switch is enlarged to $34 \text{ }\mu\text{m}$ considering the inductor value and the isolation bandwidth at 35 GHz.

C. Single-Ended Switched-Delay Phase Shifter

For a switched-delay phase shifter, low-pass or high-pass Π and T networks provide up to 90° of phase delay or advance while being matched at a desired frequency [8], [14]. The inductor and capacitor values for the low- or high-pass networks are calculated to provide ϕ phase delay or advance using

$$|\angle S_{21}| = |\angle S_{12}| = \phi \quad (3)$$

$$S_{11} = S_{22} = 0 \quad (4)$$

and are summarized in Fig. 7. The low-pass Π network is preferred on silicon since it requires a single inductor.

Fig. 8 shows the switched-delay phase shifter using CMOS switches and the simplified circuit model of the bypass and phase delay states. With T_1 off and T_2 on, L_S and C_P form a low-pass Π network with a delay given by $\phi = \sin^{-1}(\omega_0 L_S / Z_0)$. When T_1 is on and T_2 is off, L_R resonates with the parasitic capacitance of T_2 , and L_S and




Fig. 7. (a) Low-pass II. (b) High-pass II. (c) Low-pass T and (d) high-pass T networks with $|\phi| < 90^\circ$ insertion phase and perfect matching to Z_0 at ω_0 .




Fig. 8. (a) Single-ended CMOS 1-bit phase shifter and the simplified circuit model of the (b) bypass and (c) phase delay states.

$C_P/2$ are in parallel with the on-state resistance (R_{on1}) of T_1 . The total reactance of L_S and $C_P/2$ is

$$X_P = \frac{1}{\frac{1}{j\omega_0 L_S + j\omega_0 2C_P}} \quad (5)$$

$$= \frac{Z_0}{\frac{1}{j \sin|\phi| + j2 \tan\left|\frac{\phi}{2}\right|}} \quad (6)$$

$$= j 2Z_0 \tan\left|\frac{\phi}{2}\right| \quad (7)$$

and has minimal impact on the insertion phase of the bypass state as long as $X_P \gg R_{on1}$. When X_P is comparable with R_{on1} , the bypass state also results in a small phase delay, but the low-pass network can be designed to provide an extra phase delay so as to achieve the desired phase difference between the bypass and phase-delay states. Fig. 9 shows the simulated insertion phase of the 90° CMOS phase shifter. The bypass and phase delay states have 0° and -90° insertion phase at 35 GHz. The insertion phase of the low-pass II network is linear up to




Fig. 9. Simulated insertion phase of the 1-bit CMOS 90° phase shifter.

35 GHz and the bypass state has a parasitic resonant frequency at $\omega = 1/\sqrt{L_R(C_{eq} + 2C_P)} = \omega_0/\sqrt{2C_P/C_{eq} + 1}$ due to C_P . Still, one can achieve good performance at 28–40 GHz.

The 4-bit phase shifter is designed using five stages of switched-delay networks (Fig. 10). The first two stages are 90° phase shifters and are tied together to become the 180° bit. The 22.5° , 45° , and 90° phase bits are cascaded in series afterwards using 50Ω lines. Each stage can operate in either a bypass or low-pass (delay) mode. The values of the spiral inductors (L_S and L_R) and MIM capacitors (C_P) are optimized using full-wave electromagnetic simulations and take into account the parasitics of T_1 and T_2 . The 45° phase bit is designed with two shunt capacitors (C_{P2}) in series due to the minimum available MIM capacitor value. In the case of the 22.5° phase shifter bit, the parasitic capacitances of L_{S2} and T_1 are large enough to effectively become the shunt capacitor of the low-pass network, and L_M matches the junction capacitance for the bypass state. The L and C values are summarized in the table of Fig. 10.

The chip photograph of the single-ended phased shifter is shown in Fig. 11. A tapered transition from G-S-G pads to the microstrip line provides a 50Ω input and output impedance. Inductors are surrounded closely by ground planes to reduce their distance and cross-coupling, and the parasitics are taken into account. The chip size is $530 \times 220 \mu\text{m}^2$ ($< 0.12 \text{ mm}^2$) without pads. The CMOS phase shifter does not consume any static power, and results in a simulated average insertion loss of 12 dB at 35 GHz.

D. Differential 4-Bit Phase Shifter

The differential phase shifter is also designed using the low-pass II networks. Fig. 12(a) presents a single bit and its differential series switch model. Since the switches operate differentially, the RF virtual ground of the substrate nodes are formed inside the substrate. This decreases R_{sub} of the differential switch compared to the single-ended switch since the substrate contact resistance (R_{subc}) can be ignored and also the substrate resistance itself is decreased by a factor of 2. For the differential shunt switch, R_{sub} can be completely ignored in the design due to the virtual ground at the junction. The equivalent circuit models for the bypass and phase delay states are shown in Fig. 12(b)–(c), where C_{ds} is ignored since it is small.




Fig. 10. Schematic of the single-ended Ka-band 4-bit CMOS phase shifter.




Fig. 11. Chip photographs of (a) the single-ended Ka-band phased shifter, and (b) a blow-up view of the 90° phase bit.

Because R_{sub} for the differential switch is small, the junction capacitances (C_j) of the series and shunt switches can be matched with input and output inductors, L_M , and therefore the gate width of the CMOS transistor can be enlarged. Also, the differential shunt switch can be designed without the resonating inductor. Fig. 12(b)–(c) also show the simplified differential half-circuit models for the bypass and phase delay states, and explain how the inductor and capacitor values are calculated. L_M is first designed to match the two junction capacitances of the series switch and the series combination (C_x) of $2C_P$ and C_j (of the shunt switch). C_x is almost C_j if $2C_P$ is large enough. Then, L_M and $1.5C_j$ can be considered as an impedance transformer between Z_o and Z_X , where $Z_X = Z_o(1 + Q^2) = Z_o + \omega^2 L_M^2 / Z_o$. Therefore, L_S and C_P of the low-pass Π network are calculated using the equations in Fig. 7 with Z_X instead of Z_o . In this case, the loss due to R_{on} becomes quite small because Z_X is larger than Z_o .




Fig. 12. (a) Differential CMOS 1-bit phase shifter with the differential CMOS switch, and the equivalent circuit and simplified half-circuit of (b) bypass and (c) phase delay states.

The 4-bit differential phase shifter is shown in Fig. 13. The 90° and 45° phase bits are based on the switched-delay networks using differential CMOS switches. The 180° phase bit is




Fig. 13. Schematic of the differential Ka-band 4-bit CMOS phase shifter.




Fig. 14. Chip photograph of (a) the differential Ka-band phased shifter, and (b) the blow-up view of the 90° phase bit and L_{M2} . The Ka-band differential measurement setup is also shown together.

based on a differential CMOS quad switch with input and output matching inductors. The 180° phase bit is placed between the 90° and 45° phase bit and their input and output matching inductors are combined together. The matching inductors, L_M , for the differential paths are reversely coupled to each other so as to take advantage of the mutual coupling. The 22.5° phase bit is a loaded-line phase shifter using varactor diodes (HVAR) [22]. The loaded line is composed of L_D and C_D , and has an impedance of 60 Ω for $C_D = 10$ fF ($V_{C22.5} = 2.5$ V) and 40 Ω for $C_D = 35$ fF ($V_{C22.5} = 0$ V) considering all the parasitics. The diode is operated in the digital mode ($V_{C22.5} = 0/2.5$ V) resulting in 22.5° phase difference. The junction area of the diode is $4 \times 4 \mu\text{m}^2$, and the Q is 4-11 for the reverse bias voltage of 0-2.5 V. The final L and C values of the differential phase shifter are obtained using full-wave simulation and summarized in Fig. 13.

Fig. 14 presents the chip photograph of the differential phase shifter. Inductors are also surrounded closely by ground planes, and all parasitics are taken into account using full-wave simulation. The differential matching inductors (L_M) are designed using the two top metal layers to maximize the mutual coupling and the under-pass of the inductors is shown in Fig. 14(b). The CMOS switches are placed very close to each other to take the advantage of the differential switch topology by reducing

the substrate resistance between the transistors. The chip size is $700 \times 250 \mu\text{m}^2$ ($< 0.18 \text{ mm}^2$) without pads. The Ka-band 4-bit differential phase shifter also does not consume any static power, and results in an average insertion loss of 10 dB at 35 GHz.

III. PHASE SHIFTER MEASUREMENTS

A. Single-Ended 4-bit Phase Shifter

The single-ended phase shifter was measured on-chip using an Agilent E8364B network analyzer using SOLT calibration to the probe tips. Fig. 15 presents the measured S-parameters for the 16 different phase states. A input/output match of < -10 dB is obtained from 30-40 GHz. The combined input and output losses for the pad transitions (0.35-0.45 dB from 30 to 40 GHz) are not taken out of the measurements. The measured loss is 13 ± 1.1 dB at 34 GHz (12.6 ± 1.1 dB without pad losses), and agrees well with simulations. The rms gain error of the 16 different phase states is about 1 dB at the design frequency (35 GHz).

Fig. 16 presents the measured absolute phase performance of the single-ended phase shifter. The phase shifter is designed based on true time-delay networks, and therefore the phase steps increase with frequency. The rms phase error ($\Delta_{\text{rms}}\phi$) is calculated from a standard deviation of $\Delta\phi_n = \angle S_{21,n} - 22.5^\circ \times n$,




Fig. 15. Single-ended phase shifter: Measured (a) input and output return loss, and (b) insertion loss of 16 different phase states and the rms gain error.




Fig. 16. Single-ended phase shifter: Measured insertion phase of 16 different phase states and the rms phase error.

and is 4° at 35 GHz. The rms phase error at 28–38 GHz is still less than 11.25° , which is the fifth significant bit and this has virtually no detrimental effect on the phased array performance.

Fig. 17 presents the insertion loss of each bit of the phase shifter versus the input power (measured separately). The power




Fig. 17. Single-ended phase shifter: Measured insertion loss of the each phase bit versus input power. The input and output pad transitions are de-embedded.

handling capability of the phase shifter is limited by the junction diode of the CMOS switch since this diode is forward biased when the peak signal voltage is > 0.7 V in the negative swing. The P_{1dB} of the 90° phase bit is $+10$ dBm, and this sets the power handling limit. The 45° and 22.5° phase bit have a higher P_{1dB} since they are not as resonant as the 90° phase bit. The measured IIP3 at 35 GHz is $+21$ – 22 dBm depending on the phase state. This shows that passive CMOS phase shifters are very linear and can be placed after high-gain LNAs.

B. Differential 4-Bit Phase Shifter

The differential phase shifter was measured on-chip using an Agilent E8364B network analyzer and off-chip baluns [Fig. 14(a)]. A waveguide magic-T is used for the single-to-differential conversion, and a waveguide phase shifter and variable attenuator are also used for fine tuning the phase and amplitude imbalance. The system is then calibrated using a differential calibration substrate and the measured results are referenced to the input and output G-S-S-G pads.

The measured S-parameters for the 16 different phase states are shown in Fig. 18. The input return loss is less than -8 dB and the output return loss is less than -12 dB at 28–40 GHz. The input return loss is a bit high since the loaded-line phase shifter (22.5° phase bit) is not a perfectly matched phase shifter. The measured loss is 10 ± 1.2 dB at 34 GHz and is less than the single-ended phase shifter since the 180° phase bit is much more compact and contains a single series switch in each path. The rms gain error is < 1 dB at 28–40 GHz [Fig. 18(b)]. This is lower and more constant versus frequency than the single-ended phase shifter because the differential design minimizes the effect of R_{sub} (due to the virtual ground).

Fig. 19 presents the measured absolute phase performance of the differential phase shifter and the rms phase error. The 90° , 45° , and 22.5° phase bits of the phase shifter are designed based on true time-delay networks, but the $0/180^\circ$ phase bit is a constant-phase design. This results in a larger phase step at 28 GHz, and a slight phase overlap at 40 GHz. However, the phase steps are still relatively constant around the design frequency of 35 GHz, and the rms phase error is still $< 15^\circ$ over the 28–40 GHz range and only 4° at 35 GHz. The measured IIP3




Fig. 18. Differential phase shifter: Measured (a) input and output return loss, and (b) insertion loss of 16 different phase states and the rms gain error.




Fig. 19. Differential phase shifter: Measured insertion phase of 16 different phase states and the rms phase error.

is +16–17 dBm depending on the phase state and is limited by the 22.5° phase bit which is based on HAVAR diodes. The differential phase shifter with an all CMOS transistor implementation should have an IIP3 > 23 dBm.




Fig. 20. Schematic of the single-ended Ka-band HBT low-noise amplifier.

IV. LOW-NOISE SiGE AMPLIFIER AND GAIN CONTROL

The single-ended and differential phase shifters have low phase errors, but have a loss of 10–13 dB. Therefore, it is important to build an LNA to improve the phased array gain and noise figure. The phase shifters can handle a high input power ($P_{1dB} = 10$ dBm), and therefore the total system linearity is not limited by the phase shifter even with a high gain LNA.

A. Single-Ended LNA

A compact two-stage LNA is designed for the receiver front-end and has been presented in [23] (Fig. 20). The first stage of the LNA is based on an inductively degenerated cascode amplifier [24]. The emitter length (ℓ_E) of Q_1 is scaled so that the optimal (noise-matching) resistance ($R_{OPT} = \text{real}(Z_{OPT})$) equals to about 75 Ω and results in $\ell_E = 8$ μm and a collector current $I_C = 2.5$ mA. The degeneration inductor, L_E minimizes the difference between the optimal (noise-matching) impedance (Z_{OPT}) and the input impedance (Z_{IN}^*). The base inductor, L_B (and its parasitics), is the input matching network transforming the input impedance Z_{IN} to $Z_o = 50$ Ω .

The second amplifier stage is a duplicate of the first stage without L_E and is biased at $I_C = 3.5$ mA. The output of the LNA needs to be well matched to the following phase shifter and the output resistance ($R_O = 100$ Ω) increases the matching bandwidth. The LNA core area is less than 0.1 mm², and the measured gain and noise figure are 23.5 dB and 2.9 dB, respectively. The LNA consumes 11 mW (6 mA, 1.8 V), and the measured input P_{1dB} and IIP3 at 35 GHz are −28 dBm and −19 dBm, respectively. A 10–50 GHz CMOS variable attenuator was also developed for the gain control of the single-ended receiver and is reported in [25].

B. Differential Variable Gain LNA

A differential variable gain LNA (VG-LNA) is designed for the differential phase shifter (Fig. 21). The first stage of the VG-LNA is a differential version of the first stage of the single-ended LNA with a slightly lower bias current (1.5 mA for a half-circuit) to reduce the power consumption. The NF_{min} increases only by 0.1 dB due to the low bias current. The emitter degeneration inductor (L_E) and base inductor (L_B) provide simultaneous input optimum noise and power matching. The second stage is a 3-bit VGA, and using x2 and x4 larger transistors for 3-bit operation (eight different gain states) [26]. The




Fig. 21. Schematic of the differential Ka-band variable-gain low-noise amplifier (VG-LNA).




Fig. 22. Chip photograph of the single-ended Ka-band phased array BiCMOS front-end.

VGA stage can be controlled linearly in magnitude, and the minimum gain is defined by the cascode amplifier (Q_4) which always amplifies the signal.

The 3-bit VGA is designed such that the transistors (Q_1 – Q_4) are biased with a constant current, and therefore its input impedance does not change over the different gain states. This is important because the insertion phase of the VG-LNA varies significantly if the 3-bit VGA impedance is not constant. As is well known, the VG-LNA must have a very low insertion phase variation over the different gain states (phase imbalance) to avoid a complex phase/amplitude calibration for the phased-array system [1]. The resistor R_Φ for $\overline{V_{C3}}$ control line minimizes the phase imbalance further by changing the insertion phase slightly when V_{C3} is low. The VG-LNA core area is less than 0.15 mm^2 and consumes 33 mW (13.5 mA, 2.5 V). The simulated input and output return loss are $< -13 \text{ dB}$ at 30–40 GHz with a maximum/minimum gain of 23/11 dB at 35 GHz.

V. FRONT-END MEASUREMENTS

A. Single-Ended LNA/Phase Shifter

The single-ended front-end is shown in Fig. 22. The matching inductor L_M of the 22.5° phase bit is increased a bit ($L_M =$

70 pH) for better input and output matching. The total chip size $850 \times 350 \text{ } \mu\text{m}^2$ and is $< 0.3 \text{ mm}^2$. The gain and phase of the front-ends were measured on-chip using SOLT calibration to the probe tips. The noise figure was measured using an Agilent 346CK01 noise source and the noise figure measurement personality of the Agilent E4448A spectrum analyzer. Two Ka-band preamplifiers are used in front of the spectrum analyzer and result in a 0.2 dB noise figure uncertainty.

The measured gain and noise figure for all 16 different phase states are shown in Fig. 23(a). The single-ended front-end results in $11 \pm 1.5 \text{ dB}$ of gain at 34 GHz with an associated noise figure of $< 3.4 \text{ dB}$. The input return loss for all 16 different phase states is very close to the LNA input characteristics due to the high reverse isolation of the LNA ($S_{11} < -15 \text{ dB}$ at 30–40 GHz). The output return loss of the single-ended front-end is similar to the single-ended phase shifter [$S_{22} < -10 \text{ dB}$ at 30–40 GHz, see Fig. 15(a)]. These results agree very well with simulations. The measured input $P_{1\text{dB}}$ and IIP3 at 35 GHz are -28 dBm and -22 dBm , respectively, and are limited by the LNA rather than the phase shifter.

Fig. 23(a) presents the measured absolute phase performance and rms phase error of the single-ended front-end. Two different rms phase errors are calculated using a constant-phase




Fig. 23. Single-ended front-end: Measured (a) gain and noise figure, and (b) insertion phase and rms phase error of 16 different phase states.




Fig. 24. Chip photograph of the differential Ka-band phased array BiCMOS front-end (bias pads are not shown).

phase shift and a true time-delay (TTD) phase shift assumption. The phase steps of the true time-delay phase shifter increase linearly versus frequency and the rms error ($\Delta_{\text{TTD},\text{rms}\phi}$) is based on $\Delta\phi_{\text{TTD},n} = \angle S_{21,n} - (f/f_o) \times 22.5^\circ \times n$. It is seen that the single-ended front-end results in $<12.5^\circ$ of rms phase error at 28–40 GHz for either model ($\Delta_{\text{rms}\phi}$ and $\Delta_{\text{TTD},\text{rms}\phi}$).

B. Differential VG-LNA/Phase Shifter

The chip photograph of the differential front-end is shown in Fig. 24. The entire chip size is $950 \times 350 \mu\text{m}^2$ and is $<0.34 \text{ mm}^2$. The gain and phase of the front-end were measured on-chip using the same method for the differential phase shifter (see Fig. 14). The noise figure was also measured using the Agilent 346CK01 noise source and the noise figure measurement personality of Agilent E4448A spectrum analyzer with two Ka-band preamplifiers. The loss of the off-chip balun and the G-S-S-G probes are measured using the back-to-back configuration and are subtracted from the measurement.

Fig. 25(a) presents the measured gain and noise figure of the differential front-end. The gain is 10 ± 1.3 dB at 33 GHz for the maximum gain state of the VG-LNA. The noise figure is measured for the 0° and 337.5° phase states because these represent the highest and lowest loss states of the differential phase shifter.

The noise figure is <3.8 dB for the maximum gain state of the VG-LNA.

Fig. 25(b) presents the measured absolute phase performance and rms phase error of the differential front-end. Both $\Delta_{\text{rms}\phi}$ and $\Delta_{\text{TTD},\text{rms}\phi}$ are 4° at 35 GHz, and less than 20° at 28–40 GHz. $\Delta_{\text{rms}\phi}$ and $\Delta_{\text{TTD},\text{rms}\phi}$ of the differential front-end are very similar since the phase shifter is composed of both a true-time delay phase bit (90° , 45° , and 22.5°) and a constant phase bit (180°). All the measurements agree well with simulations.

The gain variation of the VG-LNA is 9–20 dB with a constant gain step in magnitude, and the rms phase imbalance of the VG-LNA is $<2.5^\circ$ at 28–40 GHz and only 0.7° at 32–34 GHz. Therefore, the gain imbalance of the phase shifter can be compensated without increasing the phase error. Fig. 26 presents the differential front-end gain with gain-error compensation, and the compensated gain is 9.1 ± 0.45 dB at 33 GHz (rms gain error of <0.35 dB). This is sufficient for phased arrays with very low sidelobe levels. Fig. 26 also shows the input and output return loss of the differential front-end over all phase states. The input return loss is set by the VG-LNA and is <-13 dB and the output return loss is <-10 dB. The measured input P_{1dB} is -28 dBm at 35 GHz for all eight different gain states and the measured input IIP3 at 35 GHz is -20 dBm. Again, the




Fig. 25. Differential front-end: Measured (a) gain and noise figure, and (b) insertion phase and rms phase error of 16 different phase states.




Fig. 26. Differential front-end: Measured compensated gain and return loss for 16 different phase states.

P_{1dB} and IIP3 are limited by the VG-LNA and not by the phase shifter.

VI. CONCLUSION

There is no doubt that GaAs and InP technologies have dominated the phased array front-ends for the past twenty years, and this paper shows that it is possible to obtain state-of-the-art passive phase shifters and LNA/phase shifters at the Ka-band frequency range using a standard silicon BiCMOS technology. The passive phase shifters have high linearity (IIP3 > +21 dBm) and can be placed after high-gain high-linearity GaAs/InP amplifiers for high interference systems. The phased array front-end has also been implemented in a differential design, which is beneficial for high density (multiple-element) integration and low on-chip coupling. The silicon front-ends occupy a very small area, and can be arrayed in 4–16 elements on a single silicon chip for compact Ka-band phased-array modules. The silicon modules will not replace the GaAs/InP power amplifier and very low noise amplifier (NF of 1–2 dB at 35 GHz) but can significantly reduce the cost of the back-end (phase shifters, VGA, combiner, etc.) in defense-based and satellite communication systems.


ACKNOWLEDGMENT

The authors thank A. Hung and E. Viveiros at the U.S. Army Research Laboratories for supporting the research under the CTA effort. The authors also thank M. Chang at The University of Michigan for valuable comments.

REFERENCES

- [1] B. A. Kopp, M. Borkowski, and G. Jerinic, "Transmit/receive modules," *IEEE Trans. Microw. Theory Tech.*, vol. 50, no. 3, pp. 827–834, Mar. 2002.
- [2] D. Parker and D. C. Zimmermann, "Phased arrays-part I: Theory and architectures," *IEEE Trans. Microw. Theory Tech.*, vol. 50, no. 3, pp. 678–687, Mar. 2002.
- [3] X. Guan, H. Hashemi, and A. Hajimiri, "A fully integrated 24-GHz eight-element phased-array receiver in silicon," *IEEE J. Solid-State Circuits*, vol. 39, no. 12, pp. 2311–2320, Dec. 2004.
- [4] K. Koh and G. M. Rebeiz, "An X- and Ku-band 8-element linear phased array receiver," in *Proc. IEEE Custom Integrated Circuits Conf.*, San Jose, CA, Sep. 2007, pp. 761–764.
- [5] J.-G. Kim and G. M. Rebeiz, "Miniature four-way and two-way 24 GHz Wilkinson power dividers in $0.13/\mu\text{m}$ CMOS," *IEEE Microw. Wireless Compon. Lett.*, vol. 17, pp. 658–660, Sep. 2007.
- [6] M.-J. Chiang and H.-S. Wu, "A Ka-band CMOS Wilkinson power divider using synthetic quasi-TEM transmission lines," *IEEE Microw. Wireless Compon. Lett.*, vol. 17, pp. 837–839, Dec. 2007.
- [7] R. Garver, "Broad-band wide phase shifter," *IEEE Trans. Microw. Theory Tech.*, vol. 20, no. 5, pp. 314–323, May 1972.
- [8] C. Campbell, S. Brown, T. Inc, and O. Beaverton, "A compact 5-bit phase-shifter MMIC for K-band satellitecommunication systems," *IEEE Trans. Microw. Theory Tech.*, vol. 48, no. 12, pp. 2652–2656, Dec. 2000.
- [9] K. Maruhashi, H. Mizutani, and K. Ohata, "Design and performance of a Ka-band monolithic phase shifter utilizing nonresonant FET switches," *IEEE Trans. Microw. Theory Tech.*, vol. 48, no. 8, pp. 1313–1317, Aug. 2000.
- [10] B. Min and G. M. Rebeiz, "Ka-band BiCMOS 4-bit phase shifter with integrated LNA for phased array T/R modules," in *IEEE MTT-S Int. Microwave Symp. Dig.*, Honolulu, HI, Jun. 2007, pp. 479–482.
- [11] A. E. Ashtiani, S. Nam, S. Lueyszyn, and I. D. Robertson, "Monolithic Ka-band 180-degree analog phase shifter employing HEMT based varactor diodes," *IEE Colloq. Microwave and Millimetre-Wave Oscillators and Mixers*, vol. 48, no. 12, pp. 7/1–7/6, Dec. 1998.
- [12] H. Takasu, F. Sadaki, M. Kawano, and S. Kamihashi, "Ka-band low loss and high power handling GaAs PIN diode MMIC phase shifter for reflect-type phased-array systems," in *IEEE MTT-S Int. Microwave Symp. Dig.*, Anaheim, CA, Jun. 1999, pp. 467–470.
- [13] F. Ellinger, H. Jackel, and W. Bachtold, "Varactor-loaded transmission-line phase shifter at C-band using lumped elements," *IEEE Trans. Microw. Theory Tech.*, vol. 51, no. 4, pp. 1135–1140, Apr. 2003.

- [14] T. M. Hancock and G. M. Rebeiz, "A 12-GHz SiGe phase shifter with integrated LNA," *IEEE Trans. Microw. Theory Tech.*, vol. 53, no. 3, pp. 977–983, Mar. 2005.
- [15] P. Chen, T. Huang, H. Wang, Y. Wang, C. Chen, and P. Chao, "K-band HBT and HEMT monolithic active phase shifters using vector sum method," *IEEE Trans. Microw. Theory Tech.*, vol. 52, no. 5, pp. 1414–1424, May 2004.
- [16] K. Koh and G. M. Rebeiz, "0.13- μ m CMOS phase shifters for X-, Ku-, and K-band phased arrays," *IEEE J. Solid-State Circuits*, vol. 42, no. 11, pp. 2535–2546, Nov. 2007.
- [17] J. Rieh, B. Jagannathan, D. R. Greenberg, M. Meghelli, A. Rylyakov, F. Guarin, Z. Yang, D. C. Ahlgren, G. Freeman, P. Cottrell, and D. Hareme, "SiGe heterojunction bipolar transistors and circuits toward terahertz communication applications," *IEEE Trans. Microw. Theory Tech.*, vol. 52, no. 10, pp. 2390–2408, Oct. 2004.
- [18] D. Coolbaugh, E. Eshun, R. Groves, D. Hareme, J. Johnson, M. Hammad, Z. He, V. Ramachandran, K. Stein, S. St. Onge, S. Subbanna, D. Wang, R. Volant, X. Wang, and K. Watson, "Advanced passive devices for enhanced integrated RF circuit performance," in *Proc. IEEE Radio Frequency Integrated Circuit Symp.*, Seattle, WA, Jun. 2002, pp. 341–344.
- [19] J. Han and H. Shin, "A scalable model for the substrate resistance in multi-finger RF MOSFETs," in *IEEE MTT-S Int. Microwave Symp. Dig.*, Philadelphia, PA, Jun. 2003, pp. 2105–2108.
- [20] BiCMOS-8HP Model Reference Guide IBM Microelectronics Division, Compact Model Development LZVV Dept., V1.0.6.0HP, 2006.
- [21] F.-J. Huang and K. K. O, "A 0.5- μ m CMOS T/R switch for 900-MHz wireless applications," *IEEE J. Solid-State Circuits*, vol. 36, no. 3, pp. 486–492, Mar. 2001.
- [22] A. S. Nagra and R. A. York, "Distributed analog phase shifters with low insertion loss," *IEEE Trans. Microw. Theory Tech.*, vol. 47, no. 9, pp. 1705–1711, Sep. 1999.
- [23] B. Min and G. M. Rebeiz, "Ka-band SiGe HBT low noise amplifier design for simultaneous noise and input power matching," *IEEE Microw. Wireless Compon. Lett.*, vol. 17, pp. 891–893, Dec. 2007.
- [24] S. P. Voinigescu, M. C. Maliepaard, J. L. Showell, G. E. Babcock, D. Marchesan, M. Schroter, P. Schvan, and D. L. Hareme, "A scalable high-frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design," *IEEE J. Solid-State Circuits*, vol. 32, no. 9, pp. 1430–1439, Sep. 1997.
- [25] B. Min and G. M. Rebeiz, "A 10–50-GHz CMOS distributed step attenuator with low loss and low phase imbalance," *IEEE J. Solid-State Circuits*, vol. 42, no. 11, pp. 2547–2554, Nov. 2007.
- [26] Y. C. Hwang, Y. K. Chen, and R. J. Naster, "A microwave phase and gain controller with segmented-dual-gate MESFETs in GaAs MMICs," *Microwave and Millimeter-Wave Monolithic Circuits*, vol. 84, no. 5, pp. 1–5, May 1984.



Byung-Wook Min (S'03) was born in Seoul, Korea. He received the B.S. degree from Seoul National University, Seoul, Korea, in 2002, and the M.S. and Ph.D. degrees in electrical engineering and computer science from the University of Michigan at Ann Arbor in 2004 and 2007, respectively.

He joined Qualcomm Inc. in 2008. His research interests include Si/SiGe RFIC and RF MEMS for microwave and millimeter-wave applications.

Dr. Min was a recipient of the Samsung Scholarship in 2002–2007.



Gabriel M. Rebeiz (S'86–M'88–SM'93–F'97) received the Ph.D. from the California Institute of Technology, Pasadena.

He is a Professor of electrical and computer engineering at the University of California at San Diego. Prior to this appointment, he was at the University of Michigan from 1988 to 2004. His group developed 6–18 GHz and 30–50 GHz 8 and 16-element phased arrays on a single chip, making them one of the most complex RFICs at this frequency range. He is the author of the book *RF MEMS: Theory, Design and Technology* (Wiley, 2003).

Prof. Rebeiz is an NSF Presidential Young Investigator, an URSI Koga Gold Medal Recipient, an IEEE MTT Distinguished Young Engineer (2003), and the recipient of the IEEE MTT 2000 Microwave Prize. He also received the 1998 Eta-Kappa-Nu Professor of the Year Award, and the 1998 Amoco Teaching Award given to be best undergraduate teacher. He has been an Associate Editor of IEEE MICROWAVE THEORY AND TECHNIQUES (MTT), and a Distinguished Lecturer for IEEE MTT and IEEE ANTENNAS AND PROPAGATION. He leads a group of 18 Ph.D. students and three Postdoctoral Fellows in the area of millimeter-wave RFIC, microwaves circuits, RF MEMS, planar mm-wave antennas and terahertz systems, and is the Director of the UCSD/NEU DARPA S&T Center on RF MEMS.