

# Lecture 10: Correctness and ILP

Wednesday, February 7, 2018 5:51 PM

## Outline

- Finish branch prediction
- Exceptions
- Increasing performance
- Real pipelines

## Branch prediction (again)

2 things need from predictor

↳ branch direction (predicted)

↳ target PC

In BP

↳ index function to get prediction

↳ predictor

- Saturating counter or global branch history


↳ bit

- general state machine

- neural network (perceptron)

→ must be very fast

↳ limits complexity



★ last necessary bit  
update prediction

## Exceptions

↳ special case

→ something "unexpected" or incorrect happens

→ interrupts -

→ undefined inst. -

→ divide by 0 -

→ out of bounds memory access / seg fault

What's needed to support exceptions?

redirect control to a function

interrupt/exception handler  
↳ part of the OS

Save state

↳ PC → allows us to return

What caused the exception

Jump to the OS

In MIPS two registers

EPC → exception PC  
cause

IF ID EX MEM WB

OR illegal inst. sub lw add


1  
2  
Int. handler

finish executing  
before interrupt

need  
drain the pipeline

Precise exceptions: appear as if executed on a single cycle machine

Precise exceptions: appear as if executed on a single cycle machine



## Increasing performance

20-30 billion ( $10^9$ ) inst. per second (one core)  $\rightarrow$


Multiple inst. per cycle  $\rightarrow$  "instruction-level parallelism"

Multiple processors  $\rightarrow$  skip this

$\rightarrow$  compilers  
 $\rightarrow$  H/W

add more stages  $\rightarrow$  shorter stage  $\rightarrow$  higher freq. single pipelining  $\rightarrow$  CPI = 1

incr freq  $\rightarrow$  incr. perf.



- need to find "intermediate" results

- split longest first

$\rightarrow$  affects cycle time most

$\rightarrow$  goal is for all stages equal time  $\rightarrow$  balanced pipeline

$\rightarrow$  extra buffers  $\rightarrow$  limit to freq incr.  
take time

## biggest complication

hazard detection

forwarding very complex

memory problem  $\rightarrow$  can't pipeline

precise exceptions

★ flushing is huge overhead on wrong branch prediction

how? Multiple inst. per cycle?


fetch " inst.  
 decode " " → double the pipeline  
 ex " "

add \$1, \$2, \$3  
 lw \$7, 100(\$6) } independent

Inst level parallelism

→ parallelism in one thread  
 → in one inst stream

Hazards between 2 simultaneous inst.  
 ↳ double → Area overhead ↑ 4x



how to find independent instructions?

We can use hardware  
 or → compiler

↳ re-order + find indep. inst. → pack them into blocks

VLW  
 ↳ very long inst word


for  $i = 1..n$   
 ~~~~~  
 beq

↳ roll the loop


fetch  
 ~~~~~  
 beq  
 for  $i = 1..[n/2]$

## Real pipelines

Intel skylake



decode 20 cycle  
 ↳ breaks down inst. into uops  
 ↳ out-of-order



Arm A73

