


Lecture 7: Pipelining basics

Monday, January 29, 2018 11:20 AM

Outline

- Finish multi-cycle processor design.
- Pipelining metaphor
- Pipelining in processors
- Hazards



1) PC to inst memory
→ inst memory 1kB

PC can address 4GB

↳ low-order bits to access inst. mem.

2) Inst is word addr.
not byte

Single/multicycle performance

Single cycle design

Fetch: 100 ps

Decode/reg read: 80ps

Execute: 80ps

Memory read: 200ps

Writeback: 60ps

100ps for multicycle clock rate

Cycle time for single cycle? 520ps (1000/520=1.9231 GHz)

Time for program with 1 billion instructions?

CPI = 1

Time = instructions * CPI * cycle time

Time = $1 \cdot 10^9 \cdot 1 \cdot 520 / 10^{12} = 0.52s$

Multicycle design

Assuming memory is 2 cycles: What is the cycle time? 100ps → 10.642

Now, different instructions could take different cycles

Loads = 6 cycles

Stores = 5 cycles

R-type = 4 cycles

Branch = 3 cycles

Jump = 2 cycles

loads: 20% R-type: 50%

Stores: 10% Branches: 15%

jumps: 5%

What is the time for the same number of instructions (1 billion)?

cycles per inst

need to know inst. Breakdown

Time = inst X CPI X cycle time

1 billion 4.25

$10^9 \cdot 4.25 \cdot \frac{100}{10^{12}}$

100ps

70.425s

$CPI = 6 \cdot 0.2 + 5 \cdot 0.1 + 4 \cdot 0.5 + 3 \cdot 0.15 + 0.5 \cdot 0.2$
= 4.25 cycles per inst.

What is the cycle time required for meeting the same performance of single cycle?

Time = inst - CPI · cycle time

0.52s = $10^9 \cdot 4.25 \cdot X$


$X = 1.22 \cdot 10^{-11}$

$$Time = 1864 \cdot C_{FJ} \cdot Cycle\ time$$

$$0.525 = 10^9 \cdot 4.75 \cdot X$$

$$X = 122.3\ ps \rightarrow 1.2 \cdot 10^{-11}\ s$$

Multicycle complications



State
Decoding...

Finite state machine
- Extra muxes + control signals

http://booksite.elsevier.com/9780124077263/downloads/advance_contents_and_appendices/section_4.13.pdf

Pipelining analogy


1) heat water \rightarrow strike water $\sim 45\ min$

2) mash combine grain + hot water sugar is extracted $\sim 60\ min$

3) lauter \rightarrow getting sugary water ~ 30

4) boil 1) sterilizes (wort) $\sim 60\ min$
2) hops \rightarrow bitterness & flavor

5) cool the wort & pitch yeast $\sim 30\ min$



throughput? $\frac{2}{3}$ batch/hr
rate of brewing? $\frac{1\ batch}{1.5\ hr}$

Latency: 3.75 hours

long term speedup of pipeline? $\rightarrow \frac{3.75}{1.5} =$
(compared to sequential)

Pipelined processor


5 stages \rightarrow Inst fetch (IF)
Inst decode & reg. read (ID)
...

5 stages → Inst fetch (IF)
 Inst decode & reg. read (ID)
 Execute/calc address (EX)
 Memory (MEM)
 Write back to reg (WB)

multi-cycle design

lw \$1, 100(\$7)
 add \$4, \$5, \$6

Pipeline



What is latency: 5 cycles

Peak throughput: 1 inst per cycle

↳ IPC not CPI

$$\text{Cycles per inst} = \frac{1}{\text{IPC}}$$

Single cycle → ~2.6 GHz CPI=1 .52s for 1 billion

Multi cycle → 10.6 GHz CPI=4.25 .425s

Pipeline proc. → 10.6 GHz CPI=1 → .1s for 1 billion

cycle

	0	1	2	3	4	5
3:	7					
4:	11	11				
5:	15	15	15			
6:	21					
7:	0					

Add \$3, \$4, \$5


Add \$7, \$3, \$6

→ lw \$6, (\$10)

Register \$3 causes

hazard

data hazard
 read after write



↳ inserted when we need to stall

Workload:
10% store
20% load
15% branch
5% jump
50% ALU/R-type