

# Lecture 15: More caching

Tuesday, February 27, 2018 11:54 AM



## Outline

- Cache architecture
- Set associativity
- Cache state machines
- Non-blocking caches
- Multi-level caches & AMAT

ROM  $\rightarrow$  read-only memory

Flash  $\rightarrow$  not byte addressable



$\rightarrow$  1w \$1, 0x10000



direct-mapped cache  
 $\rightarrow$  they have many **conflicts**


Conflict  $\rightarrow$  two memory addresses map to same cache location

Solution Set-associative caches (2 way SA)



fully associative

$\rightarrow$  set 0  
no index bits (one set)




tag field for DM cache vs SA

SA will have 2 more bits (4-way) in tag field than DM


# of index bits  $\rightarrow \log_2(\# \text{ of sets})$

8-way SA 16 KiB capacity 32 B blocks 24-bit address





$$\text{total lines} \rightarrow \frac{16 \text{ KiB}}{32} = \frac{2^{14}}{2^5} = 2^9 = 512$$

$$\# \text{ sets} = \frac{2^9}{2^3} = 64$$




higher SA  
more area  
- more  $\oplus$   
- more muxes  
- more power  
→ selecting more data



Cache State machines

Blocking Cache



actions →  
load from pro  
store  
mem data



When waiting to cache  
must also update memory

→ write-through caches

Write back cache → need dirty bit per line

