Lecture 10: Correctness and ILP

Wednesday, February 7, 2018 5:51 PM

Outline

- Finish branch prediction
- Exceptions
- Increasing performance
- Real pipelines

Predictor table predictions Branch prediction (again) ; rdex 2 things need from predictor branch direction (predicted) by target PC In BD L) index function to get prediction > PC (or part of it) b) predictor

or global breach history - Saturating counter >- 4:+ - general state machine - neural retwork (perception)

-> must be very fast Ly linits complexity

Exceptions

Ly special case -> something "unexpected or incorrect happens -> interribts --> undefined inst.

-> divide by 0 -> out of bounds memor acress / seg fault What meded to support exceptions?

redirect control to a longtion intervit / exception header 7 part of the OS

Save State LyD(-> allows us to return

What caused the exception

In MIPS too registas Jump to the GS EPC > excepting PC

ID

EX

MEM

WB

add


drain the pixeline

OR illegal

finish executing before interret

Precise exceptions; appear as if executed on a single cycle machine

Precise exceptions; appear as if executed on a single cycle machine



Increasing performance

20-30 billion (104) inst. Dr second (one (one) =?

Multiple inst. Per cycle => "instruction-level processors"

Multiple processors > Skip this Groupilers

Ly Compilers

Ly H/W

add more Stages > Charter stage > higher freq. single pipelining > CPT = 1

IF ID EX Mem WB incr frequince. Prof.

- need to find "introduction" results by extend buffers > limit to frequince.

- Split longest first take time

Ty affects cycle time most

Tygoal is for all stages equal fine > balanced pipeline


bisgest complication

hazard detection

forwarding very complex

memory Problem >> cm'+ Pipeline

procise exceptions



Lectures Page 3

