
Lecture 7: Pipelining basics

Monday, January 29, 2018 11:20 AM

Outline

- Finish multi-cycle processor design.
- Pipelining metaphor
- · Pipelining in processors
- Hazards



PC to inst memory

-> inst memory 1KB

PC can address 46B

Ly low-order bits to
access inst mem.

Z) Inst is word adds.

Single/multicycle performance

Single cycle design

Fetch: 100 ps

Decode/reg read: 80ps

Execute: 80ps

Memory read: 200ps

Writeback: 60ps

100 ps for nulticycle clock rate

Cycle time for single cycle ₹520ps (1000/520=1.9231 GHz)

Time for program with 1 billion instructions?

CPI = :

Time = instructions * CPI * cycle time_

Time = 1*10^9 * 1 * 520 / 10^12 = 0.52s

Multicycle design

Assuming memory is 2 cycles: What is the cycle time? $OO_{SS} > OO_{CS}$

Now, different instructions could take different cycles

Loads = 6 cycles Stores = 5 cycles

R-type = 4 cycles Branch = 3 cycles

Jump = 2 cycles

loads: 20% Ptype: 50% Stores: 10% Bances: 15% jumps: 5%

What is the time for the same number of instructions (1 billion)?

need to know inst. Breakdown

Cycles PV inst

[ine = inst X CPI X cycle fine CPI = 6.2 + 5.1 + 4.5 + 3:18+05-2


[billion 4:25 100 Ps = 4.25 cycles Per inst.

[09 · 4.25. 10128; 70.425 s] = 4.25 cycles Per inst.


What is the cycle time required for meeting the same performance of single cycle?


Tim = 1818t - CPJ · Cycle Fire

0.525 = 109 4,75 X



Pipelining analogy





Pipelined processor

