

Lecture 5: Processor design 1

Monday, January 22, 2018 2:22 PM

Outline

- Steps to "process" an instruction
- Example instructions
- High-level processor design

3

Consider three different processors P1, P2, and P3 executing the same instruction set. P1 has a 3GHz clock rate and a CPI of 1.5. P2 has a 2.5GHz clock rate and a CPI of 1.0. P3 has a 1.5GHz clock rate and a CPI of 0.5.

a. Which processor has the highest performance expressed in instructions per second?

Giga $\rightarrow 10^9$

mega $\rightarrow 10^6$

kilo $\rightarrow 10^3$

Gigabyte (gibibytes) \rightarrow base 2 2^{30}

mega

kilo

$$\approx \underline{30}$$

7 20

2
10

P1 36Hz or $3 \cdot 10^9$ $\frac{\text{clocks/cycles}}{\text{second}}$

1.5 CPI

1.5 $\frac{\text{cycles}}{\text{inst.}}$

$$\frac{\text{inst}}{\text{sec}} \rightarrow 3 \cdot 10^9 \cdot \frac{\text{cycles}}{\text{second}} \quad \frac{1 \text{ inst}}{1.5 \text{ cycle}}$$

$$\rightarrow 2 \cdot 10^9 \text{ inst/second}$$

Steps to "process" instructions

Identify which instruction to process \rightarrow **PC** program counter (instruction pointer)
by address in memory of current instruction

Fetch the instruction from memory

identify parameters of inst. \rightarrow decode \rightarrow read registers

determine what to do

execute the instruction


→ write/read **memory** if lw/sw

Save the result \rightarrow write the registers (write back)

go to next instruction



check for interrupts


Example instruction 1




| | | | | | | | |
|------|------|------|------|------|-------------|------|------|
| 0 | 0 | 8 | 8 | 1 | 8 | 2 | 0 |
| 0000 | 0000 | 1000 | 1000 | 1000 | 1000 | 0010 | 0000 |
| 0 | 4 | 8 | 3 | 0 | <u>0x20</u> | | |

add \$3, \$4, \$8 \rightarrow reg[8] + reg[4] \rightarrow reg[3]
 rd rs rt






Example 2




$\begin{matrix} 8 & E & E & D & 0 & 0 & 0 & 8 \\ 1000 & 1110 & 1110 & 1101 & 0000 & 0000 & 0000 & 1000 \\ & & & 13 & & & & \end{matrix}$

$$reg[13] = Mem[reg[23] + 8]$$

$$lw \$13, 8($23)$$




Sometimes have immediate
 & sometimes a register for bottom Adder input
 Choose which to use
 → mux (multiplexer) to choose imm or reg



High-level system design


Control signals




add
 lw (SW)
 j/bne

Clocking / Sync logic?

edge sensitive





Single-cycle processor