
# **Project Guide 1**

School of Information Science and Technology
ShanghaiTech University





#### Recommended Division of Labor



#### Timing Design


- Pulse generation based on: delay line (left) & feedback (right).
- Signal with timing information is implemented by "waveform signal AND enable signal".








#### FF






#### Bitcell Array with Bus


- Bitcell column (left); bitcell array (right).
- Use "shift+e" to select and plot the signal in the module.









### A Pre-Simulation Example





## **Layout with Body Tap**







### Layout with Multiple Views

• Cellview with multiple layout views (left) and with no schematic view (right).

View 🛆	Lock
layout	
layout_fig	
layout_half	
layout_half_push	
layout_lvs	
schematic	
symbol	

