
# Programmable Logic Devices First Laboratory Session

Prof. Claudio Passerone

(Electronics for Embedded Systems)

#### Altera DE1-SoC Board

- Altera DE1-SoC Board
  - FPGA + HPS
  - Memories
  - ADCs
  - Switches
  - Buttons
  - LEDs
  - Displays
  - Codecs
    - Audio
    - Video
  - Connectors
  - Expansion Headers



#### Altera DE1-SoC Board

- Pin assignments
  - Switches
    - SW0 → PIN\_AB12
    - SW1 → PIN\_AC12
    - ...
  - Buttons
    - KEY0 → PIN\_AA14
    - ...
  - LEDs
    - LEDR0 → PIN\_V16
    - ...
  - Clock
    - CLOCK\_50 → PIN\_AF14


| Signal Name | FPGA Pin No. | Description     | I/O Standard |
|-------------|--------------|-----------------|--------------|
| SW[0]       | PIN_AB12     | Slide Switch[0] | 3.3V         |
| SW[1]       | PIN_AC12     | Slide Switch[1] | 3.3V         |
| SW[2]       | PIN_AF9      | Slide Switch[2] | 3.3V         |
| SW[3]       | PIN_AF10     | Slide Switch[3] | 3.3V         |
| SW[4]       | PIN_AD11     | Slide Switch[4] | 3.3V         |
| SW[5]       | PIN_AD12     | Slide Switch[5] | 3.3V         |
| SW[6]       | PIN_AE11     | Slide Switch[6] | 3.3V         |
| SW[7]       | PIN_AC9      | Slide Switch[7] | 3.3V         |
| SW[8]       | PIN_AD10     | Slide Switch[8] | 3.3V         |

| Signal Name | FPGA Pin No. | Description    | I/O Standard |
|-------------|--------------|----------------|--------------|
| KEY[0]      | PIN_AA14     | Push-button[0] | 3.3V         |
| KEY[1]      | PIN_AA15     | Push-button[1] | 3.3V         |
| KEY[2]      | PIN_W15      | Push-button[2] | 3.3V         |
| KEY[3]      | PIN_Y16      | Push-button[3] | 3.3V         |


| Signal Name | FPGA Pin No. | Description | I/O Standard |
|-------------|--------------|-------------|--------------|
| LEDR[0]     | PIN_V16      | LED [0]     | 3.3V         |
| LEDR[1]     | PIN_W16      | LED [1]     | 3.3V         |
| LEDR[2]     | PIN_V17      | LED [2]     | 3.3V         |
| LEDR[3]     | PIN_V18      | LED [3]     | 3.3V         |
| LEDR[4]     | PIN_W17      | LED [4]     | 3.3V         |
| LEDR[5]     | PIN_W19      | LED [5]     | 3.3V         |
| LEDR[6]     | PIN_Y19      | LED [6]     | 3.3V         |
| LEDR[7]     | PIN_W20      | LED [7]     | 3.3V         |
| LEDR[8]     | PIN_W21      | LED [8]     | 3.3V         |
| LEDR[9]     | PIN_Y21      | LED [9]     | 3.3V         |

#### Altera DE1-SoC Board


- Schematic diagrams
  - Useful to understand how things work
- See also
  - UART
  - Expansion Headers
  - VGA (Triple DAC)
  - 7-Seg Displays









- Projects
  - Create a project
    - Under File menu
    - Choose <u>New Project Wizard...</u>
      - Click <u>Next</u> in the window that appears




- Projects
  - Create a project
    - Specify design directory
      - Directory names without spaces
      - You can use the character / (slash) instead of \ (backslash) to separate folder names
      - Make sure to have write access to the selected directory
      - Click <u>Next</u>




- Projects
  - Create a project
    - Specify template
      - Use <u>Empty project</u> if there is no template
      - Click <u>Next</u>




- Projects
  - Create a project
    - Specify design files
      - Add design files here if any
      - Otherwise simply click <u>Next</u>
        - You can always add design files later
        - You can write design files within the tool




- Projects
  - Create a project
    - Select the device
      - 5CSEMA5F31C6
      - Cyclone V family
      - FBGA Package
      - 896 pins
      - Speed grade 6
      - Click Next
    - Different board
      - Cyclone 10 LP family
      - 10CL025YE144C8G
      - 10CL006YE144C8G




- Projects
  - Create a project
    - Select the simulator
      - ModelSim-Altera
        - Specify VHDL as the Format
      - All others tools are already included
        - Or not needed in this class
      - When designing a NiosII system or an HPS system you may want to leave this blank
      - Click <u>Next</u>




- Projects
  - Create a project
    - Summary
      - Check all data
      - Click <u>Finish</u>




- Editor
  - Create new VHDL file
    - Under <u>File</u> menu
    - Click New
    - Choose your desired language
      - Editor provides syntax highlighting
      - You can use your own editor, if you prefer
    - One entity in each file
    - Save the file in the project directory
    - Give to the file the same name of the entity
      - Makes debugging easier






File name: project1.vhd

- Initial synthesis
  - Under Processing menu
    - Analyze Current File
      - Check syntax errors
      - Try inserting syntax errors to see what happens
      - Check also warnings
        - In particular Critical Warnings
    - Start → Start Analysis & Elaboration
      - Initial synthesis of the entire design
      - Generates an initial netlist
      - Generates an initial report




- Initial synthesis
  - Under <u>Tools</u> menu
    - Netlist Viewers → RTL Viewer



- Writing a testbench
  - Entity with no ports
  - Component is the Device Under Test (DUT)
    - Specify a label for the port map
    - Used later in simulation
  - Specify signals and initialize them
  - Specify a clock
    - Dedicated process
  - Specify stimuli
    - Another Process
    - Use wait to let time pass
      - It is not synthesizable
  - Save it in the project directory


```
use ieee std logic 1164 all;
      use ieee std logic unsigned all;
      use ieee std logic arith all;
     Hentity testbench is
      end entity:
 8
     Farchitecture struct of testbench is
10
11
          component project1 is
12
             port
13
                a, b: in std logic;
14
                      out std logic
15
16
          end component project1;
17
18
          signal a: std logic := '0';
19
          signal b: std logic := '0';
20
          signal y: std logic;
21
22
          signal clk: std logic := '0';
23
          constant clk period: time := 5 ns;
24
25
      begin
26
27
          dut: project1 port map (a, b, y);
28
29
         myclock: process is
30
             begin
31
                clk <= '0':
32
                wait for clk period/2;
33
                clk <= '1';
34
                wait for clk period/2;
35
             end process myclock;
36
37
          stim: process is
38
             begin
39
                a <= '0';
40
                b <= '0';
41
                wait for 20 ns;
42
                a <= '1':
43
                wait for 20 ns;
44
                a <= '0';
45
                b <= '1':
46
                wait for 20 ns:
47
                a <= '1';
48
                wait:
49
             end process stim;
50
      end architecture struct;
```

- Configure Simulator
  - Under Assignments menu
    - Choose <u>Settings...</u>
    - Select Simulation on the left pane
    - Click on Compile test bench
    - Click on <u>Test Benches...</u>




4


- Configure Simulator
  - Click on New
  - Fill in the New Test Bench Settings
    - Test bench name
    - Top level module in test bench
    - Activate <u>Use test bench to perform</u> <u>VHDL timing simulation</u>
    - Give the <u>Design instance name in</u> <a href="test">test bench</a>
      - It is the label of the component
    - Choose the Simulation period
    - Add the testbench file
    - Click <u>OK</u>
      - Three times (three windows)



- Run Simulator
  - Under Tools menu
    - Choose <u>Run</u> <u>Simulation Tool</u>
    - Select RTL Simulation
    - If there are no errors, the simulation starts
    - You may need to reduce the zoom level in the wave window




- Configure Simulator
  - Under Assignments menu
    - Choose <u>Settings...</u>
    - Select Simulation on the left pane
    - Click on More EDA Netlist Writer Settings




1


- Configure Simulator
  - Under Assignments menu
    - Choose <u>Settings...</u>
    - Select <u>Simulation</u> on the left pane
    - Click on <u>More EDA Netlist Writer Settings</u>
    - Enable Generate functional simulation netlist
      - Needed for gate level simulation
      - But Intel does not provide timing simulation anymore
    - Click <u>OK</u> twice (in two windows)




- Place & Route
  - Under Processing menu
    - Select Start Compilation
    - Several steps are performed
      - Analysis
      - Fitter
      - Assembler
      - Timing Analysis
      - EDA Netlist Writer
    - There are some Critical Warnings
      - Pins
      - Timing constraints




- Place & Route
  - Compilation report
    - It gives more information
      - Logic Elements
      - Registers
      - Pins
      - Memory
    - Expand the various tool reports




- Assign pins
  - Under <u>Assignments</u> menu
    - Choose Pin Planner
      - Assign pin locations
      - Check
        - I/O standard
        - Current Strength
      - If a pin does not show
        - Run compilation again
      - You don't need to save
      - But you need to recompile the entire design if any pin is changed




- Assign unused pins
  - Under Assignments menu
    - Choose <u>Device...</u>
      - Click <u>Device and Pin Options...</u>
      - Select <u>Unused Pins</u> in the left pane
      - Select <u>As input tri-stated</u> in the right pane




- Specify Timing Constraints
  - Under Tools menu
    - Choose <u>Timing Analyzer</u>
    - In the new window
    - Choose <u>Netlist Setup</u> → <u>Create</u> <u>Timing Netlist</u>
    - Create a new SDC file
      - Choose <u>File</u> → <u>New SDC File</u>
      - Or open an existing SDC File
    - The SDC file opens in the Quartus Prime window
    - Right click on the SDC file area and choose Insert Constraint
      - Or use the <u>Constraints</u> menu on the Timing Analyzer



- Specify Timing Constraints
  - For a clock
    - Choose <u>Create Clock...</u>
      - Specify a name
      - Give the clock period
      - Specify rising and falling instants
        - Leave them blank for 50% duty cycle clock
      - Identify the target pin
    - Click Insert




- Click Run
- Then write the SDC file with <u>Constraints</u> → <u>Write SDC File...</u>



For combinational logic circuits, like the simple AND gate, you don't need to specify a constraint for the clock

A clock does not exist!


- Specify Timing Constraints
  - For combinational logic
    - Choose <u>Set Maximum Delay...</u>
      - Specify the input port
      - Specify the output port
      - Specify the maximum propagation delay
    - Click <u>Insert</u>
    - If using the <u>Constraints</u> menu on the Timing Analyzer
      - Click Run
      - Then write the SDC file with Constraints → Write SDC File...




- Check Timing Analysis
  - In the Timing Analyzer
    - Check the Report Datasheet under the Reports •
    - If timing constraints are not met, check also the <u>Timing Analyzer</u> in the Compilation Report in Quartus

 For a sequential circuit, check the <u>Fmax Summary</u>

- Changing the pin assignments affects performance
- Changing the timing constraints affects performance
- When timing constraints are not met check the <u>Timing Closure</u> Recommendations
  - Slack is the error






7.325


7.426

6.851


- Place & Route
  - Under Tools menu
    - Under Netlist Viewers
      - <u>Technology Map Viewer (Post-Mapping)</u>
      - <u>Technology Map Viewer (Post-Fitting)</u>
    - Right click on an object
      - Choose <u>Locate Node</u>
        - Can locate the node in various tools
          - Pin Planner
          - Chip Planner
          - Design File
          - ..




- Floorplan
  - Under Tools menu
    - Choose <u>Chip Planner</u>
      - You can zoom in different areas of the chip
      - You can select different resources to show
        - Under <u>Layers Settings</u>
        - Logic Element utilization
        - Routing utilization
        - Select additional details




- Floorplan
  - Zoom on a Logic Array Block and Input/Output Block
    - The second Logic Element is used
    - Three I/O Elements are used
    - Additional routing details enabled






- Floorplan
  - Double click on a Logic Element
    - See how it is used
    - The LUT content is in the column on the right
    - Input and Output ports are listed at the bottom
    - Blocks used are highlighted




#### Quartus II

- Floorplan
  - Double click on a Logic Element
    - With a Cyclone II FPGA
    - LE similar to a Cyclone 10 LP
    - See how it is used
    - The picture on the right is from Quartus 11.1sp1
      - With Quartus 18 it looks slightly different


This is an older version of Quartus using a *vintage* Cyclone II FPGA, which has a different logic element compared to the Cyclone V



- Floorplan
  - Double click on an Input/Output Element
    - See how it is used
      - Input
      - Output
    - The picture on the right is for input *b*
    - It is an output of the I/O Element




- Floorplan
  - Double click on an Input/Output Element
    - See how it is used
      - Input
      - Output
    - The picture on the right is for output *y*
    - It is an input of the I/O Element




#### Quartus II

- Floorplan
  - Double click on an Input/Output Element
    - With a Cyclone II FPGA
    - IOE similar to a Cyclone 10 LP
    - See how it is used
    - The picture on the right is from Quartus 11.1sp1
      - With Quartus 18 it looks slightly different


This is an older version of Quartus using a *vintage* Cyclone II FPGA, which has a different logic element compared to the Cyclone V



- Floorplan
  - You can drag objects to new locations
    - Set the <u>Editing Mode</u> to <u>Assignment</u>
    - Drag the object
    - The new assignment will appear at the bottom
    - If you open the <u>Assignment</u> <u>Editor</u> in Quartus under the <u>Assignment</u> menu you see the new location
    - Recompile to get the new floorplan




- Floorplan
  - You can highlight connections
    - Select a Logic Element
    - Click on <u>Node Properties</u>
    - Click on <u>Fan-in</u> or <u>Fan-out</u>
    - Click on signal names




- Floorplan
  - Every time you make a change
    - Recompile your project
    - Check timing analysis and datasheet reports
    - Timing strongly depends on
      - Technology Mapping and Placing
        - How to map a function on the available resources
      - Routing
        - Length of the interconnections
  - If you use ECO (Engineering Change Orders) mode instead of Assignment mode
    - The full compilation is not necessary
    - But changes are not reflected in many other steps of the design flow
    - If you recompile, chances are that your changes will be reverted

# Quartus II


- Run Simulator
  - Under Tools menu
    - Choose <u>Run EDA</u> Simulation Tool
    - Select <u>EDA Gate Level</u> Simulation...
    - Choose the Slow Model and click Run
    - If there are no errors, the simulation starts
    - You now see all estimated delays
    - This is on Quartus 11 with the Cyclone II FPGA
      - No timing model for Cyclone V and 10 LP




- Run Programmer
  - Under Tools menu
    - Choose <u>Programmer</u>
      - Check the <u>Hardware Setup</u>
        - It should be <u>DE-SoC</u>
      - Click <u>Auto Detect</u> and select the 5CSEMA5 device and then overwrite any existing settings
      - Right click on the row for 5CSEMA5 and choose Change File
      - Look for the .sof programmer file under <u>output\_files</u> in the project directory
      - Select <u>Program/Configure</u>
      - Click Start
    - ENJOY!




- Adding IP components
  - Look for the component in the IP Catalog
    - RAM: 1-PORT
    - PLL Intel FPGA IP
    - LPM\_MULT
  - Right click on it to see Details
  - Double click to add the component



- Adding IP components
  - Create an IP Variation
    - You can create many of them with different names
    - Each variation may have different options
  - Set options and parameters in the MegaWizard Plug-In Manager
    - There are often many options
    - Some are not easy to understand
      - Usually leave default values
      - Unless you know what you are doing
    - Select the Instantiation template file
      - Useful when creating the system
  - Click <u>Finish</u>
  - Add Quartus Prime IP file to the project





- Adding IP components
  - Create a VHDL file with your top-level entity
    - The top-level is not the IP component
  - Declare the component at the beginning of the architecture
    - The file with extension .cmp already contains the component declaration
      - Just copy from it
  - Instantiate the component in your architecture
    - If you selected the <u>Instantiation template file</u>, then open the inst.vhd file
      - Copy the instantiation template
      - Assign the corresponding signals to the ports
    - You can even instantiate more than one component
  - Write a testbench and simulate
  - Program the FPGA and try it out on hardware