# VHDL Presentation

Alex Boswell

## What is a Hardware Description Language?

The short and sweet:

- Hardware Description Languages are a textual description of a digital circuit
- Hardware Description Languages are also used to simulate a digital circuit
- Hardware Description Languages borrow syntax and style from procedural programming languages (C, C++, Ada).
- Programming languages are just high level abstractions of instructions for a CPU to execute.
- Hardware Description Languages can ultimately be used to design a CPU
- Traditionally HDLs were used to describe the behavior of Application Specific Integrated Circuits (ASICs) and provide simulations for said Integrated Circuits.
- Since the mid 1990s, Hardware Description Languages can use synthesis software to create a digital circuit inside of a programmable logic device (PLD, CPLD, FPGA).
- The two dominant Hardware Description languages are SystemVerilog and VHDL.

## Basic Structure of a VHDL file

A typical VHDL design file has the following regions

- library declaration
- package imports
- entity declaration
- architecture declarative region
- architecture behavioral region

```
library libraryname; --library declare
     use libraryname.packagename.all; --package import
2
3
4
     entity entity_name is --entity declaration
         port(
5
             identifier : mode type;
6
             identifier : mode type
7
         );
8
     end entity;
9
10
     architecture arch_name of entity_name is
11
         signal identifier : type; --architecture declarative region
12
         constant identifier : type := initialvalue;
13
         function name is blah blah blah;
14
         procedure name is blah blah blah;
15
         type type_name is (definition);
16
17
     begin
         behavioral stuff --architecture behavioral region
18
     end architecture;
```

Describe the ports, signals, constants, functions, procedures, types to the class.

Common packages:

- $\bullet$  std\_logic\_1164
- $\bullet$  numeric\_std
- math\_real

### **Basic Operators**

Inside of the architecture behavioral region you can assign logic and/or values to signals and ports using <=.

The basic operators in VHDL are AND, OR, XOR, NAND, NOR, XNOR, NOT.

Given a VHDL file with input ports a,b and output port f:

```
f <= a xor b;
```

Because this is not a programming language, two things must be made clear:

- 1. Given multiple outputs, the order of assignment does not matter since they represent individual gates
- 2. Because this order does not matter, you cannot reassign a signal or port. VHDL sees this as a conflicting driver rather than a reassignment.

When it comes to the order of operations, there is no set precedent, except for **NOT** (this always goes first, so **ALWAYS** use parenthesis to denote the logic grouping.

```
f <= ((not a and b) or (c nand d)) xor e;</pre>
```

This is the equivalent of

$$((\overline{A} \cdot B) + (\overline{C \cdot D})) \oplus E$$

### The Fundamental Type

While there is a built-in type **bit**, the most used type due to its versatility is **std\_logic**. This type is imported with the **ieee.std\_logic\_1164** package.

While bit has two values, either '1' or '0', std\_logic has a total of nine values for superior simulation capabilities. Of those nine, only four can be used for synthesis.

- '1' A logic level high (Synthesizable)
- '0' A logic level low (Synthesizable)
- 'Z' A high impedance output (Synthesizable)
- '-' A don't care input (Synthesizable)
- 'U' Uninitialized
- 'X' Unknown
- 'W' Weak Unknown
- 'L' Weak logic level low
- 'H' Weak logic level high

The '1' and '0' are, hopefully, self explanatory in what they do. The 'Z' operator forces an output to be the high impedance value. Neither a HIGH or a LOW. These are commonly found in tri-state buffers. Tri-state buffers are mainly used in busses that connect multiple devices, in order to ensure only one device is transmitting on the bus.




Figure 1: Tri-state buffer and truth table

The '-' is used to simplify repeated inputs and will be explored later.

## Standard Logic Vector

The **std\_logic\_vector** is an array of the type **std\_logic**. Unlike traditional programming languages, you must define the constraints of the array. The overwhelming majority of the time you want to have the vector is the big endian format, thus you declare it as a downto.

```
a: in std_logic_vector(7 downto 0); --a(7)...a(0)
b: in std_logic_vector(2 to 5); --b(2)...b(5)
```

The way operators work on vectors is different than that of scalar values. If two vectors of equal length are operated on, the result is a vector of the same size in which each element is operated with the corresponding element. If a vector is operated on by a scalar, the result is a vector of equal length in which each element has been operated on by the scalar. If an operator is before the vector, every element in the vector is operated together, making a scalar. This is a mouthful, so here is an example:

```
signal a: std_logic_vector(3 downto 0) := "1011";
signal b: std_logic_vector(3 downto 0) := "1101";
signal c: std_logic := '1';
signal f: std_logic_vector(3 downto 0);
signal g: std_logic_vector(3 downto 0);
signal h: std_logic;
f <= a and b; -- "1001";
g <= a xor c; -- "0100";
h <= and b; -- b(3) and b(2) and b(1) and b(0) = '0'</pre>
```

As can be seen in the comments for line 9, given a vector "b", you can index vector b with b(i) where i is an integer within the specified range of the vector.

Two ways to join elements into a vector are aggregation and concatenation. For aggregation, you can define specific indexes of a vector to be something, and then mass assign the remainder to be whatever. This is particularly helpful if you have a massive vector. Concatenation is mainly used to join vectors together.

```
signal s1: std_logic_vector(3 downto 0) := "1011";
signal s2: std_logic_vector(3 downto 0) := "1101";
signal b1: std_logic_vector(7 downto 0);
signal ag1: std_logic_vector(3 downto 0);
signal ag2: std_logic_vector(7 downto 0);
b1 <= s1 & s2; -- "10111101"
ag1 <= (3|1 => '1', others => '0'); -- "1010"
ag2 <= (7 downto 5 => 'Z', 4|2|0 => '-', others => s2(2));
-- "ZZZ-1-1-"
```

## Signals as wires

Signals are constructs in VHDL that can act as either wires or registers. Right now, only the wire usage shall be explored. The declaration for a signal occurs in the architecture declarative body.

```
architecture rtl of entity_name is
    signal identifier : std_logic := '0';
begin

end architecture;
```

Here is an example of a Full Adder using signals as wires and the schematic equivalent.

```
library ieee;
1
2
     use ieee.std_logic_1164.all;
     entity fullAdder is
         port(
              a,b,c: in std_logic; --input/output declaration
6
              sum,carry: out std_logic
8
     end fullAdder;
9
10
     architecture behavior of fullAdder is
11
         signal w1,w2,w3: std_logic; --intermediate variables
12
     begin
13
14
       w1 \le a xor b; --logic
15
       w2 <= w1 and c;
16
       w3 \ll a and b;
17
       sum <= w1 xor c;</pre>
18
       carry <= w2 or w3;
19
20
     end behavior;
21
```




Figure 2: Full Adder

## Select Statement

Select is the first of the concurrent statements we will go over. Select is analogous to a switch statement in C++. The main purpose of this is to make truth tables and should be the primary usage of this. The main Syntax for it is:

```
with expression select
target <= value when choice,
value when choice,
value when choice,
value when others;
-- when others is recommended for simualation purposes.</pre>
```

#### Example Multiplexer:

```
library ieee;
1
     use ieee.std_logic_1164.all;
2
     entity mux is
4
         port(
5
             D
                      : in std_logic_vector(3 downto 0);
6
                     : in std_logic_vector(1 downto 0);
7
             mux_out : out std_logic
         );
9
10
     end mux;
11
12
     architecture rtl of mux is
13
14
     with SEL select
15
         mux_out <= D(3) when "11",</pre>
16
                     D(2) when "10",
17
                     D(1) when "01",
18
                     D(0) when "00",
19
                     '0' when others;
20
     end architecture;
21
```

#### When Statement

The when statement is analogous to an if, else if, else construct. As such, it has more freedom for the equality matching, just like an if statement vs a switch in a real programming language.

Syntax:

```
target <= value when condition1 else
value when condition2 else
value when condition3 else
value;
```

What makes it more powerful than the select statement is that it can use equality operators and any signal to achieve the desired output for the target.

Here is an example of a comparator:

```
library ieee;
1
     use ieee.std_logic_1164.all;
2
3
     entity comparator is
4
         generic(
5
             n : integer := 8
6
         );
8
         port(
              a, b : in std_logic_vector(n-1 downto 0);
9
              eq, neq, lt, lte, gt, gte : out std_logic
10
11
         );
12
     end;
13
     architecture synth of comparator is
14
15
16
         eq \leftarrow '1' when (a = b) else '0'; --equal to
17
         neq <= '1' when (a /= b) else '0'; --not equal to</pre>
18
         lt <= '1' when (a < b) else '0'; --less than</pre>
19
         lte <= '1' when (a <= b) else '0'; --less than equal to</pre>
20
         gt <= '1' when (a > b) else '0'; --greater than
21
         gte <= '1' when (a >= b) else '0'; --greater than equal to
22
     end architecture;
23
```

With logical operators like AND and OR, you can add significantly more conditions to be tested.

When statements have an inherent priority to them since they act like if, else if statements, so one can create priority encoders using the when statement as well. The select statement does not have this property. Here is an 8-3 line encoder.

```
outdata <= "111" when data(7) = '1' else

"110" when data(6) = '1' else

"101" when data(5) = '1' else

"100" when data(4) = '1' else

"011" when data(3) = '1' else

"010" when data(2) = '1' else

"001" when data(1) = '1' else

"000" when data(0) = '1' else

"000";</pre>
```

#### Generate statement

The generate statement is a shortcut to duplicate combinational assignments. It works by printing the statements generated by the loop multiple times. A piece of hardware is inferred with every loop, hence why generate was chosen as the name

Syntax:

```
label:for i in range generate
--statements
end generate;
```

Here are a few examples:

```
--reverse a vector
1
     reverse: for i in a'range generate
2
             b(i) <= a(a'high-i);
     end generate;
     --xor LSB of a vector with MSB of another vector
     gen: for i in x'range generate
6
         x(i) <= a(i) xor b(b'left-i);
     end generate;
8
9
     --3-8 line decoder
     entity combogen is
10
         port(
11
              input: in std_logic_vector(2 downto 0);
12
              output: out std_logic_vector(7 downto 0)
13
         );
14
     end combogen;
15
16
     architecture rtl of combogen is
17
         signal counter: integer := 0;
18
19
         {\tt gen}\colon for i in 0 to 7 generate
20
^{21}
              output(i) <= '1' when counter = i else '0';</pre>
22
              end generate;
23
         counter <= to_integer(unsigned(input));</pre>
24
     end architecture;
```

#### Functions and attributes

As you have have noticed in the previous code block, there are two concepts not covered. The 'left, 'high, 'range and the function to\_integer.

The one with the ticks are called attributes. Attributes can access information about the properties of either a signal, type, or entity.

For example, 'range is short hand for specifying the range of a vector (0 to 4), (5 downto 3), whatever.

Here are a list of some noteworthy attributes in VHDL: T means type, A means array, S means scalar.

```
: boolean; -- T'ASCENDING is boolean true if range of T defined with to .
     attribute ascending
1
                                          -- A'ASCENDING is boolean true if range of A defined with to .
2
                               : boolean; -- S'EVENT is true if signal S has had an event this simulation cycle.
     attribute event
3
     attribute high
                               : integer; -- T'HIGH
                                                        is the highest value of type T.
4
                                          -- A'HIGH
5
                               : integer; -- T'LEFT
                                                        is the leftmost value of type T. (Largest if downto)
     attribute left
6
                                          -- A'LEFT
8
     attribute length
                              : integer; -- A'LENGTH
                                                         is the integer value of the number of elements in array A.
     attribute low
                              : integer; -- T'LOW
                                                        is the lowest value of type T.
9
                                          -- A'LOW
10
     attribute range
                              : string; -- A'RANGE
                                                         is the range A'LEFT to A'RIGHT or A'LEFT downto A'RIGHT
11
     attribute reverse_range
                             : string; -- A'REVERSE_RANGE is the range of A with to and downto reversed.
12
     attribute stable
                              : string; -- S'STABLE is true if no event is occurring on signal S.
13
                                          -- S'STABLE(t) is true if no even has occurred on signal S for t time.
```

The function to\_integer is defined in the package numeric\_std. It takes an signed or unsigned binary input and converts it to its respective integer representation. This is why we see input being casted to an unsigned by doing unsigned(input).

If you want to convert an integer to unsigned binary and then to a std\_logic\_vector, you would do:

 $std\_logic\_vector(to\_unsigned(int,n))$ , where n is the bit length of the vector.

There are a bunch of useful functions in the various packages for you to explore.

### Sequential Logic: The process

A process in VHDL is an extremely difficult concept to understand for someone coming from a programming background. The typical syntax of a process is:

```
architecture
begin
process(sensitivity_list)
--declarative region
begin
--statements
end process;
end architecture;
```

If you research online, you may hear that the process is a region in which you can do sequential statements. This is misleading. While it is true you can do sequential constructs, signal assignments are still concurrent. You CANNOT do a loop 5 times and expect a integer signal to go up by 5 in a single process reevaluation.

Every time a signal in the sensitivity list experiences a change, or an event, the process in reevaluated. Typically when we do sequential statements, the process in only sensitive to the clock. But we never want to imply a latch, so we use a nifty function called  $rising\_edge()$  in order for the language to imply an edge-triggered flip-flop rather than a latch. Here is an example of a D Flip-Flop:

```
1
     architecture rtl of combogen is
2
         signal clk,d,q,qb : std_logic;
     begin
3
         process(clk)
         begin
5
             if rising_edge(clk) then
6
                  q <= d;
                  qb <= not d;
             end if;
9
         end process;
10
     end architecture;
11
```

Why not have qb be not q? Well, the way assignment happens with processes is that at the very end of the processes, the signal assignments are applied all at the same time. Meaning that even though q is now d, qb is going to be whatever q was last event, not what it is now. PULL UP THE DIGITAL SIMULATION AS A REFERENCE.

## The if statement

The if statement is a processed version of the when statement, though as of VHDL-2008 when can be used in processes. But we don't care right now.

An example can of course be seen on the previous page. Syntax:

#### The case statement

The case statement is analogous to the select statement in conditional space. However, case statements are capable of nesting if statements within them. An example of this can be seen in the skeleton code. The generic syntax is:

```
case signal is

when (state) =>

-- statements

when (state2) | (state3) => -- either state2 or state3

if condition then --thing

else -- thing

end if;

when others =>

null --do nothing

end case;
```

Case statements are the best choice for doing state machines due to their flexible control structure.

## The loop statement

The loop statement is practically identical to the generate statement (it does not require a label), however it gains two keywords for better control flow over the loop. **exit** and **next**.

During loops, using the exit statement, of course, exits the loop. This is useful if you want to make a gigantic if elsif construct without having to write an absurd amount of lines. Next is mainly used to make patterns, such as excluding even numbers during a loop.

```
entity priorityencode is
2
         port(
              a1: in std_logic_vector(7 downto 0);
3
              b1: out std_logic_vector(2 downto 0)
5
     end priorityencode;
6
     architecture rtl of priorityencode is
8
         function priority_encode(input: std_logic_vector) return std_logic_vector is
9
              variable result: std_logic_vector(integer(ceil(log2(real(input'length)))) - 1 downto 0) := (others => '0');
10
         begin
11
              for i in input'range loop
12
                  if input(i) = '1' then
13
                      result := std_logic_vector(to_unsigned(i,result'length));
14
                      exit;
15
                  end if;
16
              end loop:
17
             return result:
18
         end function priority_encode;
19
20
21
     begin
22
         b1 <= priority_encode(a1);</pre>
23
     end architecture;
```

```
process(clk, reset)
1
         begin
2
             if reset = '1' then
3
                 reg <= (others => '0');
             elsif rising_edge(clk) then
5
                 loadt <= load:
6
                 rbtnt <= rbtn:
                 1btnt <= 1btn:
                  if load = '1' and loadt = '0' then
9
10
                      reg <= swts;
                  elsif lbtn = '1' and lbtnt = '0' then
11
                     reg <= reg(6 downto 0) & '0';
12
                  elsif rbtn = '1' and rbtnt = '0' then
                      for i in 0 to 7 loop --EXAMPLE OF NEXT STATEMENT!
                          if i mod 2 = 0 then --switch 0 to 1 if you want odds
                              next; --If the index is divisible by 2, skip the loop.
                          end if;
                          reg(i) <= '0';
18
                      end loop;
19
                  end if;
20
             end if;
21
     end process;
22
```

#### Counters

Here is an example of a 4 bit counter with down up capabilities:

```
library ieee;
1
     use ieee.std_logic_1164.all;
2
     use ieee.numeric_std.all;
3
     entity counter is
5
         port(
6
             clk : in std_logic;
             du : in std_logic;
              q : out std_logic_vector(3 downto 0)
9
         );
10
11
     end counter;
12
13
     architecture rtl of counter is
         signal count : unsigned(3 downto 0) := (others => '0');
14
     begin
15
         process(clk)
16
         begin
17
             if rising_edge(clk) then
18
                  if du = '1' then
19
                      count <= count - 1;</pre>
20
                  elsif du = '0' then
21
                      count <= count + 1;</pre>
22
                  end if;
23
              end if;
24
         end process;
25
         q <= std_logic_vector(count);</pre>
26
     end architecture;
27
```

Another way of doing it:

```
library ieee;
1
     use ieee.std_logic_1164.all;
2
     use ieee.numeric_std.all;
3
     entity counter is
5
         port(
6
              clk: in std_logic;
              du: in std_logic;
              q: out std_logic_vector(3 downto 0)
9
10
         );
11
     end counter;
12
     architecture rtl of counter is
13
         signal count: std_logic_vector(3 downto 0) := "0000";
14
15
         process(clk)
16
         begin
17
              if rising_edge(clk) then
18
                  if du = '0' then
19
                      count <= std_logic_vector(unsigned(count) + 1);</pre>
20
                  elsif du = '1' then
21
                      count <= std_logic_vector(unsigned(count) - 1);</pre>
22
                  end if;
23
              end if;
24
         end process;
25
         q <= count;
26
     end architecture;
27
```

## Shift Registers

Shift registers can be made via the concatenation operator &.

```
library ieee;
1
     use ieee.std_logic_1164.all;
2
     use ieee.numeric_std.all;
3
     entity SIPO is
5
        port(
6
             clk: in std_logic;
             din: in std_logic;
             rw: in std_logic;
9
             dout: out std_logic_vector(7 downto 0)
10
         );
11
     end SIPO;
12
13
     architecture rtl of SIPO is
14
         signal datastore: std_logic_vector(7 downto 0) := (others => '0');
15
16
17
         process(clk)
         begin
18
             if rising_edge(clk) and rw = '0' then
19
                 datastore <= datastore(6 downto 0) & din;</pre>
20
            end if;
21
         end process;
22
23
         dout <= datastore when rw = '1' else (others => 'Z');
24
     end architecture;
25
```

## **Enumerated Types**

One of the core prerequisites to making a state machine is using custom types.

VHDL is extremely versatile when it comes to types. This is because of its basis in the Ada programming language.

Enumerated types can be created with the following syntax.

```
architecture rtl of SIPO is
type enumerated_type is (first, second, third, fourth, fifth);
signal thing: enumerated_type := second;
begin

end architecture;
```

Enumerated types are primarily used in state machines rather than binary. The reason is that the synthesis tools will optimize for the flip flop allocation. You can also manually control it, and that will be explained later. For now let us continue to examples of state machines.

#### **State Machines**

State machines are just clocked processes with a case and conditional branching. An example of a state machine can be seen in lab 6. Here are some other random state machines.

A different version of lab 6 for FPGAs:

```
library ieee;
use ieee.std_logic_1164.all;
2
      use ieee.numeric_std_unsigned.all;
4
      entity mymachine is
5
          port(
               clk: in std_logic;
areset: in std_logic;
                sreset: in std_logic;
10
                change: in std_logic;
               sseg: out std_logic_vector(6 downto 0)
11
12
      end mymachine;
14
      architecture rtl of mymachine is
type stateType is (B, A, D, E); --creates a new type
signal next_state, state: stateType := B; --assigns signals to type
15
16
17
      begin
18
19
20
                if areset = '1' then
21
                    state <= B;
22
23
                elsif rising_edge(clk) then
                                   '1' and areset = '0' then
24
                    if sreset =
                         state <= A;
25
                    else
27
                    state <= next_state;
end if;</pre>
28
                end if;
30
          end process;
31
           process(state, change)
32
33
           begin
               case state is
34
                    when B =
35
                         if change = '1' then
                              next_state <= A;</pre>
37
                         else
38
                             next_state <= E;</pre>
39
                    end if; when A =>
40
41
                         next_state <= D;</pre>
42
43
                    when D =>
                         if change = '1' then
44
                             next_state <= E;</pre>
45
                         else
47
                         next_state <= B;
end if;</pre>
48
                         if change = '1' then
50
                             next_state <= B;
51
53
                              next_state <= A;</pre>
                         end if;
54
                end case;
55
           end process;
56
57
          58
60
                     "1000010" when state = D else "0000000";
61
      end architecture;
```

As can be seen, the machine is split up into two processes. One for the clock and the other for selecting the next state. In FPGAs this is the most ideal method for describing state machines.

Manual encoding:

```
library ieee; use ieee.std_logic_1164.all;
 2
 3
          entity async is
   port(
      clk: in std_logic;
      areset: in std_logic;
      input: in std_logic;
      output: out std_logic
 5
 6
 9
10
          end async;
12
          architecture rtl of async is
13
                 constant A: std_logic_vector (1 downto 0) := "00";
constant B: std_logic_vector (1 downto 0) := "01";
constant C: std_logic_vector (1 downto 0) := "01";
constant D: std_logic_vector (1 downto 0) := "10";
signal state: std_logic_vector (1 downto 0);
signal next_state: std_logic_vector (1 downto 0);
14
16
17
18
19
20
                  clockBehavior: process(clk,areset)
21
22
                  begin
                          if areset = '1' then
23
                                  state <= A;
24
                          elsif rising_edge(clk) then
   state <= next_state;</pre>
25
26
27
                  state <= state;
end if;
end process clockBehavior;</pre>
28
29
30
                  stateSwitching: process(state, input)
32
                  begin
33
                          case state is
35
                                  when A =>
                                          if (input = '1') then
36
                                          next_state <= B;
elsif (input = '0') then
    next_state <= A;</pre>
37
38
39
                                           end if;
40
41
                                  when B =>
                                          if (input = '1') then
42
                                          next_state <= C;
elsif (input = '0') then
   next_state <= B;
end if;</pre>
43
45
46
                                  when C
                                          if (input = '1') then
    next_state <= D;
elsif (input = '0') then
next_state <= C;</pre>
48
49
50
                                          end if;
52
                                  when D =>
53
                                          if (input = '1') then
    next_state <= A;
elsif (input = '0') then</pre>
55
56
                                  next_state <= D;
end if;
when others =>
58
59
                                         next_state <= A;</pre>
60
                  end case;
end process stateSwitching;
output <= '1' when state = D else '0';</pre>
61
62
63
          end architecture;
```

State machine theory is extensive. The best I have seen is in chapter 15 of the book:

Circuit Design with VHDL 3rd ed. by Volnei A. Pedroni

## Synthesis Attributes

Creating a custom attribute for synthesis is easy. The syntax is:

```
attribute attribute_name : attribute_type;
attribute attribute_name of entity_name : entity_class is expression;
```

Each synthesis tool has a wide bredth of synthesis attributes to work with. For the most part all we care about are

```
attribute LOC : string;
attribute syn_encoding : string;
```

LOC is declared in the entity and the string value is "P##" where the numbers represent the pin numbers. For example "P01" would be pin 1.

syn\_encoding can be one of the following:

- $\bullet$  sequential
- gray
- $\bullet$  one hot

This attribute tells the synthesizer what to do with the registers when an enumerated state type is used.

#### $\quad \ Example:$

```
signal state : state_type := First;
attribute syn_encoding of state : signal is "onehot";
```

```
library ieee;
use ieee.std_logic_1164.all;
2
       use ieee.numeric_std.all;
use ieee.math_real.all;
use work.UART2.all;
 4
 5
 6
       entity BASYS_UART_RX is
 8
             port(
                   clock : in std_logic;
serial_input : in std_logic;
stop_bit : out std_logic;
data_byte : out std_logic_vector(UART_BITS-1 downto 0)
 9
10
11
12
13
       end entity;
14
15
       16
17
18
19
20
21
22
23
             statemachine:process(clock)
24
             begin
25
                   if rising_edge(clock) then
26
                         case rx_state is
   when RX_Idle =>
27
28
                                     wire_stop_bit <= '0';
clock_count <= 0;
bit_index <= 0;</pre>
29
30
31
32
                                     if serial_input = '1' then
    rx_state <= RX_Start;
else</pre>
34
35
                               rx_state <= RX_Idle;
end if;
when RX_Start =>
37
38
39
                                     if clock_count = (UART_CLKB-1) / 2 then
40
                                         if serial_input = '0' then
    clock_count <= 0;</pre>
41
42
                                                 rx_state
                                                                  <= RX_Data;
                                           else
                                                                <= RX_Start;
44
                                           rx_state
end if;
45
                                          clock_count <= clock_count + 1;
rx_state <= RX_Start;</pre>
47
48
                                      end if;
49
                               when RX_Data =>
50
                                     if clock_count < UART_CLKB - 1 then
51
                                           clock_count <= clock_count + 1;
rx_state <= RX_Data;</pre>
52
53
                                      else
54
                                          clock_count
                                                                                 <= 0;
55
                                           clock_count
register_byte(bit_index) <= serial_input;
if bit_index < UART_BITS - 1 then
   bit_index <= bit_index + 1;</pre>
57
58
                                                 rx_state <= RX_Data;</pre>
59
60
                                           else
                                                bit_index <= 0;</pre>
61
                                                 rx_state <= RX_Stop;
62
                                           end if;
                               end if;
when RX_Stop =>
64
65
                                     if clock_count < UART_CLKB - 1 then
    clock_count <= clock_count + 1;
    rx_state <= RX_Stop;</pre>
67
68
69
                                          wire_stop_bit <= '1';
clock_count <= 0;
rx_state <= RX_Cleanup;</pre>
70
71
72
73
                                     end if;
                               when RX_Cleanup =>
rx state <= RX_Idle;
74
75
                                     wire_stop_bit <= '0';</pre>
77
                               when others =
                                    rx_state <= RX_Idle;
78
                          end case;
                   end if;
80
             end process;
81
       stop_bit <= wire_stop_bit;
data_byte <= register_byte;
end architecture;</pre>
84
85
```

#### Verification

A testbench is code that applies time stimulus to a design, observes the response, and verifies it with expected behavior. It is basically a software version of a logic analyzer.

Verification is the most important process in digital design. There are substantially more verification engineers than design engineers, they made exorbitant amounts of money, and verification is around 80% of effort in the design process.

There are several ways to write a testbench. We shall explore them as they ramp up in complexity.

### Extremely basic testbench

Given a full adder design from page 7, we can write a simple test bench to stimulate the inputs and then report the outputs to the terminal:

```
library ieee;
     use ieee.std_logic_1164.all;
2
3
     entity fa_tb is
4
     end entity;
5
6
7
     architecture test of fa_tb is
         signal ain,bin,cin,summation,cout : std_logic := '0';
8
         constant DELAY : time := 10 ns;
9
         constant CHECK_DELAY : time := 5 ns;
10
     begin
11
         fa_inst: entity work.fa
12
         port map(
13
                    => ain.
14
             a
15
             b
                    => bin,
16
             С
                    => cin,
17
             sum
                   => summation,
             carry => cout
         );
19
20
21
         process
22
         begin
             ain <= '0';
23
             bin <= '0';
24
             cin <= '0';
25
             wait for CHECK_DELAY;
26
             report "Sum: " & to_string(summation);
27
             report "Carry: " & to_string(cout);
28
             wait for DELAY;
29
              -- etc etc etc
30
31
             wait; --makes process wait forever to end testbench
32
         end process:
33
     end architecture;
34
```

Very nice. As can be seen the testbench stimulates the inputs and then reports the inputs.

Just like processes in synthesis the signals do not get assigned until the process suspends. A process with a sensitivity list is like having a "wait on" statement at the end of a process.

The wait statement is when it suspends. That is why we have a CHECK\_DELAY in order to accurately report the Sum and Carry values.

#### Data structures for Testbenches

Writing out repetitive code for a testbench can be annoying. Thankfully using a **record** data structure type, we can automate this process with a loop.

```
library ieee;
1
      use ieee.std_logic_1164.all;
2
3
      entity fa_tb is
4
5
      end entity;
6
      architecture test of fa tb is
7
8
          type pattern_type is record
               a, b, c : std_logic;
9
               o, cot : std_logic;
10
11
          end record;
          type pattern_array is array (natural range <>) of pattern_type;
12
          signal ain,bin,cin,summation,cout : std_logic := '0';
          constant DELAY : time := 10 ns;
14
          constant CHECK_DELAY : time := 5 ns;
15
16
          constant PATTERNS: pattern_array :=
17
                    (('0', '0', '0', '0', '0'), ('0', '0'), ('0', '0', '1', '1', '0'), ('0', '1', '0', '1', '0'), ('0', '1', '1', '0', '1', '0', '1'),
18
19
20
21
                     ('1', '0', '0', '1', '0'),
22
                     ('1', '0', '1', '0', '1'), ('1', '1', '0', '1'),
23
24
                     ('1', '1', '1', '1', '1'));
25
26
      begin
27
          fa_inst: entity work.fa
          port map(
28
29
              a
                      => ain,
                      => bin,
30
               b
                      => cin,
31
              С
               sum => summation,
32
               carry => cout
33
          );
34
35
          process
36
37
          begin
               for i in PATTERNS'range loop
38
                   ain <= PATTERNS(i).a;</pre>
39
40
                   bin <= PATTERNS(i).b;
                   cin <= PATTERNS(i).c;</pre>
41
                   wait for CHECK_DELAY;
42
43
                   assert summation = patterns(i).o
                       report "Mismatch on sum"
44
45
                   severity error;
46
                   assert cout = patterns(i).cot
                       report "Mismatch on carry"
47
48
                    severity error;
                    wait for DELAY;
49
               end loop;
50
               report "End of test!";
               wait; --makes process wait forever to end testbench
52
53
          end process;
      end architecture;
54
```

The keyword assert makes it so that if the summation signal does not equal the value of our test vector, it reports an error at the timestamp. If nothing gets reported, everything worked fine!