

#### **UVM** Generator

#### uvmgen

UVM Version: 2

Complete Env.(1) OR Individual Template(2)?: 1

Want to create your own methods[Instead of uvm shorthand macros]? : n

RAL env?: 0

Env. Name: environment

Agents?: y

Name of master agent: : ethernet

Name of sequencer in ethernet master agent: : eth\_sequencer

Name of driver in ethernet master agent: : eth\_driver
Name of monitor in ethernet master agent: : eth\_monitor
Name of interface related to ethernet master agent: : eth\_intf
Name of transaction in ethernet master agent: : eth\_data

BU class for this transaction? : n Name of slave agent: : slave

Name of sequencer in slave slave agent: :slave\_sequencer

Name of driver in slave slave agent: : slave\_driver Name of monitor in slave slave agent: : slave\_monitor

Name of physical interface related to slave slave agent: : slave\_intf

Name of transaction related to slave slave agent: : eth\_data

Driver information for the slave agent slave : :
Driver Type : Driver, PULL DRIVER (uvm\_driver)
Driver information for the master agent ethernet : :
Driver Type : Driver, PULL DRIVER (uvm\_driver)

Scoreboard?: y

Name of Scoreboard Class: scoreboard



#### 8x8 Router UVM testbench

```
/home/bgreene/ELEN613/RT_uvm
Source code
proj/src
Compile + Run directory
Proj/run
```

#### Ethernet Agent

```
Verilog files
ethernet_eth_data.sv
ethernet_eth_driver.sv
ethernet_eth_intf.sv
ethernet_eth_monitor.sv
ethernet_eth_sequencer.sv
ethernet_sequence_library.sv
```

#### Ethernet\_eth\_data

```
class eth data extends uvm sequence item;
 typedef enum {READ, WRITE } kinds e:
 rand kinds e kind;
 typedef enum (IS OK, ERROR) status e:
 rand status e status;
 rand byte sa:
 // ToDo: Add constraint blocks to prevent error injection
 // ToDo: Add relevant class properties to define all transactions
 // ToDo: Modify/add symbolic transaction identifiers to match
  rand bit idle:
  rand bit [3:0] delay;
  rand bit [2:0] src.dst:
  rand bit [31:0] payload:
 constraint eth data valid {
   // ToDo: Define constraint to make descriptor valid
   delay == 10;
   idle == 0:
   status == IS OK;
  uvm object utils begin(eth data)
   // ToDo: add properties using macros here
   `uvm_field_enum(kinds_e,kind,UVM_ALL_ON)
   'uvm field enum(status e,status, UVM ALL ON)
   'uvm field int(idle, UVM ALL ON)
   'uvm field int(delay, UVM ALL ON)
   'uvm field int(src. UVM ALL ON)
   'uvm field int(dst, UVM ALL ON)
   `uvm_field_int(payload, UVM_ALL_ON)
  'uvm object utils end
 extern function new(string name = "Trans");
endclass: eth data
function eth data::new(string name = "Trans");
 super.new(name);
endfunction: new
```

#### Ethernet\_eth\_driver

task eth\_driver::reset\_phase(uvm\_phase phase);

endtask: tx driver

```
super.reset_phase(phase);
 // ToDo: Reset output signals
   dry if.mck.frame n <= '1:
   drv if.mck.valid n <= '1;
   drv if.mck.di <= 'x:
   repeat (1) @(drv if.mck);
endtask: reset phase
task eth driver::run phase(uvm phase phase);
 super.run_phase(phase);
 repeat (50) @(drv if.mck);
fork
   tx driver(0);
 ioin
endtask: run phase
task eth_driver::tx_driver(int i);
forever begin
   eth data tr:
   // ToDo: Set output signals to their idle state
   this.drv if.master.async en
                                 <= 0:
   `uvm_info("environment_DRIVER", "Starting transaction...",UVM_LOW)
   seg item port.get next item(tr);
    if (tr.dst==7 && tr.src==7) send1pkt(tr.src,tr);
   sea item port.item done():
   'uvm_info("environment_DRIVER", "Completed transaction...",UVM_LOW)
   `uvm_info("environment_DRIVER", tr.sprint(),UVM_HIGH)
   'uvm do callbacks(eth driver,eth driver callbacks,
             post_tx(this, tr))
 end
```

```
task eth driver::send1pkt(int i.eth data tr):
  if (i!== tr.src) $display("ERROR %d != %d",i,tr.src);
  if (tr.idle)
   begin
    repeat(tr.delay) @(drv_if.mck);
    return:
   end
  $display($time, ": Sending packet src=%1d:dst=%1d",tr.src,tr.dst);
  repeat(5) @(drv if.mck);
  dry if.mck.frame n[tr.src] <= 1'b0:
  drv if.mck.di[tr.src] <= tr.dst[0];</pre>
  @(drv_if.mck) drv_if.mck.di[tr.src] <= tr.dst[1];
  @(drv_if.mck) drv_if.mck.diftr.src1 <= tr.dst[2]:
  @(drv if.mck) drv if.mck.di[tr.src] <= 1'b0;
  // Padding
  repeat(1) @(drv if.mck);
  for (int i=0:i<32:i=i+1) begin
   drv if.mck.valid n[tr.src] <= 1'b0;
   drv_if.mck.di[tr.src] <= tr.payload[i];</pre>
   drv_if.mck.frame_n[tr.src] <= i==31;
   @(drv if.mck);
  end
  drv if.mck.valid n[tr.src] <= 1'b1;
 drv if.mck.di[tr.src] <= 1'bx:
  repeat (5) @(drv if.mck);
endtask:send1pkt
```

#### Ethernet\_eth\_monitor

endtask: tx monitor

```
super.run_phase(phase);
                                                                           // phase.raise objection(this,""); //Raise/drop objections in sequence file
task eth_monitor::tx_monitor();
 forever begin
                                                                            fork
                                                                              tx monitor();
   eth data tr:
   // ToDo: Wait for start of transaction
                                                                            ioin
                                                                           // phase.drop objection(this);
    'uvm do callbacks(eth monitor,eth monitor callbacks,
             pre_trans(this, tr))
                                                                          task automatic eth_monitor::rcv1pkt(int i, ref eth_data tr);
   'uvm_info("environment_MONITOR", "Starting transaction...",UVM_LOW)
                                                                             eth data tmp:
   // ToDo: Observe first half of transaction
                                                                             tmp = new():
                                                                             tmp.dst=i:
   rcv1pkt(7,tr);
   'uvm do callbacks(eth monitor.eth monitor callbacks,
                                                                             while (mon if.pck.frame n[i]!=='0) @(mon if.pck);
             pre ack(this, tr))
                                                                             while (mon_if.pck.valid_n[i]!=='0) @(mon_if.pck):
   // ToDo: React to observed transaction with ACK/NAK
                                                                             for (int j=0;j<32;j=j+1) begin
   `uvm_info("environment_MONITOR", "Completed transaction...",UVM_LOW) tmp.payload[j] <= mon_if.pck.di[i];
    'uvm_info("environment_MONITOR", tr.sprint(),UVM_LOW)
                                                                              @(mon_if.pck);
   'uvm do callbacks(eth monitor,eth monitor callbacks,
                                                                             end
             post trans(this, tr))
                                                                             tr = tmp:
   mon analysis port.write(tr);
                                                                          endtask:rcv1pkt
  end
```

task eth monitor::run phase(uvm phase phase);

### Overview of Components

environment Coverage Scoreboard Agent
Driver
Monitor
sequencer Agent to guiner Monitor sequencer TX RX DUT

#### **UVM Phases**

Build

Connect

End of elaboration

Start of simulation

Run (multiple sub-phases here

Pre\_reset,reset,post\_reset,pre-configure,configurage,post-configure,pre\_main,main,post-main,pre-shutdown,shutdown,post-shutdown

**Extract** 

Check

Report

final

packages = reusable scopes(black of code)

typedels

### UVM hello-world example

```
package pli
typedet logic my lai
all classes must have base class of
U:
```

```
module test;
import uvm_pkg::*;
class my_test extends uvm_test;
    `uvm_component_utils(my_test)
    function new(string name, uvm_component parent);
    super.new(name,parent);
    endfunction
    virtual task run_phase(uvm_phase phase);
     `uvm_info("TEST", "MY_TEST", UVM_MEDIUM);
    endtask
endclass
initial run_test();
endmodule

UVM_INFO @ 0: reporter [RNTST] Running test my_test...
UVM_INFO uvm.v(9) @ 0: uvm_test_top [TEST] MY_TEST
```



#### **Macro Automation**

UVM provides build-in macros to automate writing lots of repetitive code

`uvm\_component\_utils(my\_test)

Registers the class in the factory What is the "factory"

As the name implies, the uvm\_factory is used to manufacture (create) UVM objects and components. Only one instance of the factory is present in a given simulation.


One should not use the SV method "new", instead use the factory method uvm\_factory::create\_object\_by\_type), this actually creates an derived class of the user-type, more efficient than creating a full-blown new class

# 4

#### **Messaging Macros**

```
what ager
`uvm_info(ID,MSG,VERBOSITY)
  UVM LOW
  UVM MEDIUM
  UVM HIGH
  UVM FULL
  Controlled via +UVM VERBOSITY at runtime
`uvm_warning(ID,MSG)
`uvm_error(ID,MSG)
`uvm_fatal(ID,MSG)
All uvm messages can be filtered, or
controlled by verbosity
```





## Agents encapsulate driver, monitor and sequencer

```
class ethernet extends uvm_agent;
   // ToDo: add uvm agent properties here
   protected uvm_active_passive_enum is_active = UVM_ACTIVE;
   eth_sequencer mast_sqr;
   eth_driver mast_drv;
   eth_monitor mast_mon;
   typedef virtual eth_intf vif;
   vif mast_agt_if;
   `uvm_component_utils_begin(ethernet)
   //ToDo: add field utils macros here if required
   `uvm_component_utils_end
```



### Build phase of Agent

## All components must be created in the build-phase

```
virtual function void build_phase(uvm_phase phase);
    super.build_phase(phase);
    mast_mon = eth_monitor::type_id::create("mast_mon", this);
    if (is_active == UVM_ACTIVE) begin
        mast_sqr = eth_sequencer::type_id::create("mast_sqr", this);
        mast_drv = eth_driver::type_id::create("mast_drv", this);
    end
    if (!uvm_config_db#(vif)::get(this, "", "mst_if", mast_agt_if)) begin
        `uvm_fatal("AGT/NOVIF", "No virtual interface specified for this agent interface specified f
```

## Uvm\_config\_db

Centralized database where type specific information can be stored and retrieved

uvm\_resource\_db is the low-level resource database that users can write to or read from.

The uvm\_config\_db is layered on top of the resource database and provides a typed interface for a configuration setting that is consistent with the

Information can be read from or written to the database at any time during simulation. A resource may be

```
logic x,y;
initial begin
x = 1;
$display(x,y);
uvm_config_db# (logic)::set(null, "mast_drv", "x",x);
$display(x,y);
uvm_config_db# (logic)::get(null, "mast_drv", "x",y);
$display(x,y);
```



### Connect phase of Agent

This phase connects the TLM ports between the driver and the sequencer TLM = transaction level modeling Methods used in TLM Get,put

connect sequences & driver

### Driver Class <-> sequencer

Driver class received transaction data from sequencer via the TLM port with get\_next\_item call and item\_done

```
task eth driver::tx driver(int i);
forever begin
     eth data tr;
     // ToDo: Set output signals to their idle state
     this.drv if.master.async en
                                      <= 0;
      `uvm info("environment DRIVER", "Starting transaction...",UVM LOW)
   → seq item port.get next item(tr);
      if (tr.dst==7 && tr.src==7) sendlpkt(tr.src,tr);
   >>seq item port.item done();
      `uvm info("environment DRIVER", "Completed transaction...",UVM LOW)
      `uvm info("environment DRIVER", tr.sprint(),UVM HIGH)
    uvm do callbacks(eth driver,eth driver callbacks,
                   post tx(this, tr))
   end
endtask : tx driver
```

#### Sequence Class

Stimulus generation is a sequence 2 handles

Req = request to driver Rsp = response from driver

```
`uvm_do

`uvm_do_with

packet-length=25;

or something
like that
```

#### Driver – sequence interaction


```
Eth_driver::tx_driver();
Seq_item_port.get_next_item(tr);
.. Process ..
Seq_item_port.item_done();
```

```
Task start_item(req)
   sqr.wait_for_grant()
   sqr.begin_tr(req)
endtask
```

```
Task finish_item(req)
  sqr_send_request(req)
  sqr.wait_for_item_done();
  sqr.end_tr(req)
endtask
```

# [within tests directory] Environment\_test

Purpose is to test out environment, first test to run Let's just run the sequence "sequence\_0"



| make | UVM_TEST = testOl               |
|------|---------------------------------|
|      | accumulating coverage           |
|      | simy + uvM_TESTNAME = test 01 + |
|      | simv + VVM_TESTNAME=test 02 +   |
|      |                                 |
|      |                                 |
|      |                                 |
|      |                                 |
|      |                                 |
|      |                                 |
|      |                                 |
|      |                                 |
|      |                                 |
|      |                                 |
|      |                                 |
|      |                                 |
|      |                                 |
|      |                                 |
|      |                                 |
|      |                                 |
|      |                                 |
|      |                                 |
|      |                                 |
|      |                                 |
|      |                                 |