# SystemVerilog Assertions

```
Structs, clking blocks, interfaces
Assertions
Stimulus Generation
Functional Coverage
OOP in SV

= Applications
```

#### What is an Assertion?

A piece of verification code used to check a property correct/illegal behavior assumptions/constraints coverage goals

#### Examples:

Interface A must follow the PCI protocol
Bus B must be one-hot
The FIFO must never overflow
I want to see back-to-back reads/writes
Write will follow read 3 cycles later



#### 2 Types of Assertions

#### Immediate assertions

follow simulation event semantics for their execution and are executed like a statement in a procedural block.

#### Concurrent assertions

based on clock semantics and use sampled values of their expressions

#### **Immediate Assertions**

```
always @(posedge clk) begin
assert (req1 && req2)
if (state == req1)
    next_state = req2;
else if (state == req2)
    next_state = req2;
end
```



Concurrent assertions have special rules for sampling values of their expressions. The value of an expression sampled in one of these constructs is called a sampled value. In most cases the sampled value of an expression is its value in the Preponed region.

# Value Sampling in SVA




Figure 16-1—Sampling a variable in a simulation time step



年中つ

#L1:2 /

### Sequence, property, assert,...

#### Sequence

Uses Boolean expressions with regular expressions, expressions are sampled at clock delays

Every clock cycle, a new sequence is evaluated

Useful as a "building block", optional to use

Can contain a cycle delay range, but no operators

#### **Property**

Defines some behavior of a circuit

#[[:\$] assert, to specify the property as an obligation for the design that is to be checked to verify that the property holds. (MOST COMMON) (all cont==3)

Simulators check that the property holds, while formal tools use the information to generate input ctimulus assume, to specify the property as an assumption for the environment.

cover, to monitor the property evaluation for coverage.

restrict, to specify the property as a constraint on formal verification

computations. Simulators do not check the property. SEQUENCE

a ##5

### **Specifying Delays**

# **Example Sequences**

```
wthe same cycle
             ##0 a // means a
Sedrevice
             ##1 a // means 1'b1 ##1 a < at the next cycle, a must be true
 broberth
             ##2 a // means 1'b1 ##1 1'b1 ##1 a
  assert
             ##[0:3]a // means
                 (a) or
                 (1'b1 ##1 a) or
                 (1'b1##1 1'b1 ##1 a) or
                 (1'b1 ##1 1'b1 ##1 1'b1 ##1 a)
             a ##2 b // means a ##1 1'b1 ##1 b
```

(req==11b1) ##1 (ade==11b0)

sequence sl

Oposedge clk)

Poolegu

a ## | a

```
requence s ;
   @ (posedge clt)
   a ## | h
endsequence
  assert property (@ posedge clk) s1);
                   samp ling
                   mechanism
```

assert property (@ (posedye clk) a ## | b);

cycle


holds at every clock

## Built-in Sample-value methods

```
$sampled ( expression )
       $\footnote{\congression} \text{ [clocking_event]]} \\
\footnote{\congression} \text{ [clocking_event]]}
     $\frac{1}{2}\text{ine} \text{ine} \text{$\frac{1}{2}\text{ine}$} $\frac{1}{2}\text{stable}$ (expression [, [clocking_event]])
               $changed (expression [, [clocking event]])
    * $past (expression1 [, [number_of_ticks] [, [
               expression2 ] [, [clocking event]]] ] )
For ALV
  assert property (@ posedge clk) (opcode == MULT) && result == operard * operard 2)
                               11 (opcode == ADD) && result = operand 1+ operand 2
 $ tose= 1 q ## a
```

# Sequence Example

```
sequence s1;
 @(posedge clk) $rose(
req);
endsequence
sequence s2;
 @(posedge clk) $rose(
ack);
endsequence
sequence s3;
@(posedge clk) s1 ##2 s2
```



endsequence

### Simple Examples

```
sequence s1;
 @(posedge clk) $rose(
req);
endsequence
sequence s2;
 @(posedge clk) $rose(
ack);
endsequence
sequence s3;
@(posedge clk) s1 ##2 s2
```

endsequence

assert property (s3);

```
property p1;
@(posedge clk) $rose(
req) ##2 $rose(ack);
endproperty
assert property (p1);
```

```
assert property ( @(posedge clk) $rose(req) ##2 $rose (ack) );
```

#### Implication in SVA

Implication is equivalent to if-then structure
Implication can be used inside a property only
Implications can not be used inside a sequence
Overlapped implication, denoted by "|->"
If there is a match on the antecedent, the consequent is
evaluated beginning at the end time of the match
Non-overlapped implication, denoted by "|=>"
If there is a match on the antecedent, the consequent is
evaluated beginning one clock tick after the end time of the
match
This form is used in multi-clock properties

I his form is used in multi-clock properties

If not is used in the consequent, it means the result of the consequent evaluation is reversed

### **Implication**

p -> q
p is termed the <u>antecedent</u> of the conditional, and
q is termed the <u>consequent</u> of the conditional.

equivalent to ~p | q

p	q	p  o q
Т	Т	Т
Т	F	F
F	Т	Т
F	F	Т

assert property (@(posedge clk) p |-> q);

# •

#### Non-overlapping Implication

p => q p is termed the <u>antecedent</u> of the conditional, and q is termed the <u>consequent</u> of the conditional.

equivalent to ~p | ##1 q

p	q	p  o q
Т	Т	Т
Т	F	F
F	Т	Т
F	F	Т

assert property (@(posedge clk) p |=> q);

```
sequence → no implication

property > implication

assert → DIRECTIVE
```



if request is asserted, ack must come 1 cycle later

```
assert property ( @(posedge clk) p |=> q);
```

```
assert property (@posedge alk) reg (=) ack);
```

### Example req/ack - 2

if request is asserted, ack must come 3 cycles later

```
assert_property (@(posedge clk) p | => ##2 q);
Or
assert property (@(posedge clk) p | -> ##3 q);
ack
```

## Example req/ack - 3

if request is asserted, ack must come within 3 cycles

```
assert property (@(posedge clk) p |=> ##[0:2] q);
```

# Notes


Most assertions must use some kind of implication


assert property (@(posedge clk) p & q);

This assertion will fail every cycle that (p & q) == 0



#### White vs Black box assertions





#### Fifo Black-box assertions

```
interface t fifo intf(input clk,reset);
 logic full, empty;
 t fifo data dout, din;
 logic push,pop;
 assert property (@(posedge clk) !(full && push) );
 assert property (@(posedge clk) !(empty && pop) );
 assert property (@(posedge clk) ^{push,pop} !==1'bx );
 property data consistency;
  t fifo data x;
  @(posedge clk) (push,x=din) |-> ##[1:$] (pop && x==dout);
 endproperty
 assert property (data consistency);
endinterface
```

Note: data consistency property not very efficient, and failure time is

#### **Alternative Solution**

```
nterface t_fifo_intf(input clk,reset);
logic full, empty;
 t fifo data dout, din;
 logic push,pop;
 assert property (@(posedge clk) !(full && push) );
 assert property (@(posedge clk) !(empty && pop) );
 assert property (@(posedge clk) ^{push,pop} !==1'bx );
 t fifo data tmp[$];
 t fifo data exp;
 always @(posedge clk) if (push) tmp.push back(din);
 always @(posedge clk) if (pop) exp <= tmp.pop_front();
 property push pop;
  @(posedge clk) pop |=> ((exp) == $past(dout));
 endproperty
 assert property (push pop)
    else $display("%p %p",$sampled(exp),$past(dout));
endinterface
```

3 reals bulges stepeat 3 times
3 ready pulses repeat 3 times (Hdy 4+1:Hdy) [*3]
throughout keyword
Assertions for
- ALV Assignment
'Simple flip Flop
Flip Flop
always @(posedge clk) Q <= D;
assert prop((0) (poseduje $c(c)$ if $(x)$
q = 5  past (d)
else & display (q,d) elso
\$ sampled (q)
\$ past (d)
\$ past (d, lD