



# SystemVerilog Assertions

---

structs, clking blocks, interfaces

Assertions

Stimulus Generation

Functional Coverage

OOP in SV

≡ Applications



# What is an Assertion?

---

A piece of verification code used to check a property

- correct/illegal behavior
- assumptions/constraints
- coverage goals

## Examples:

- Interface A must follow the PCI protocol
- Bus B must be one-hot
- The FIFO must never overflow
- I want to see back-to-back reads/writes
- Write will follow read 3 cycles later



## 2 Types of Assertions

---

### Immediate assertions

follow simulation event semantics for their execution and are executed like a statement in a procedural block.

### Concurrent assertions

based on clock semantics and use sampled values of their expressions



# Immediate Assertions

---

```
always @(posedge clk) begin
  assert (req1 && req2)
  if (state == req1)
    next_state = req2;
  else if (state == req2)
    next_state = req2;
end
```



# Concurrent Assertions

---

Concurrent assertions have special rules for sampling values of their expressions. The value of an expression sampled in one of these constructs is called a sampled value. In most cases the sampled value of an expression is its value in the Preponed region.

# Value Sampling in SVA




Figure 16-1—Sampling a variable in a simulation time step

# Sequence, property, assert,...

## Sequence

Uses Boolean expressions with regular expressions, expressions are sampled at clock delays  
Every clock cycle, a new sequence is evaluated  
Useful as a “building block”, optional to use  
Can contain a cycle delay range, but no operators

## Property

Defines some behavior of a circuit

assert, to specify the property as an obligation for the design that is to be checked to verify that the property holds. (**MOST COMMON**)

assume, to specify the property as an assumption for the environment.

Simulators check that the property holds, while formal tools use the information to generate input stimulus.


cover, to monitor the property evaluation for coverage.

restrict, to specify the property as a constraint on formal verification computations. Simulators do not check the property.

SEQUENCE

a ##1  
clock  
cycles

b



a ##5 b

↑  
a is true  
5 cycles later, is b true?



# Specifying Delays

---

## Fixed Time

##1 ← a clock cycle

##0 – special case used to join two sequences

## Time interval

##[0:3] or ##[1:5] ← delay from 1 to 5 clk cycles

## Open ended, eventually

##[1:\$] ← can never fail

Between next clock cycle and the end of simulation

This will continue matching which will potentially generate many incomplete events in simulation

Remember: the delay is in clock cycles, not nanoseconds



# Example Sequences

sequence  
property  
assert

← the same cycle

##0 a // means a

##1 a // means 1'b1 ##1 a ← at the next cycle, a must be true

##2 a // means 1'b1 ##1 1'b1 ##1 a

##[0:3]a // means

(a) or

(1'b1 ##1 a) or

(1'b1 ##1 1'b1 ##1 a) or

(1'b1 ##1 1'b1 ##1 1'b1 ##1 a)

a ##2 b // means a ##1 1'b1 ##1 b

sequence s1  
@(posedge clk)  
a ##1 a  
boolean  
expr

(req==1'b1) ##1 (ack==1'b0)

sequence s1;  
@(posedge clk)  
a ##1 b  
endsequence

assert property (@posedge clk) s1);  
sampling  
mechanism

assert property (@(posedge clk) a ##1 b);  
↑  
holds at every clock  
cycle

# Built-in Sample-value methods

\$sampled ( expression )

0 → 1 [ \$rose ( expression [, [clocking\_event] ] )

1 → 0 [ \$fell ( expression [, [clocking\_event] ] )

stayed  
same → \$stable ( expression [, [clocking\_event] ] )

\$changed ( expression [, [ clocking\_event ] ] )

#ofcycles  
ago ← \$past ( expression1 [, [number\_of\_ticks] [, [  
expression2] [, [clocking\_event]]] ] )

For ALU


assert property( ( @posedge clk ) ( opcode == MULT ) && result == operand1 \* operand2 )

|| ( opcode == ADD ) && result == operand1 + operand2

\$rose = ! q ## q

# Sequence Example

```
sequence s1;  
  @(posedge clk) $rose(  
req);  
endsequence  
  
sequence s2;  
  @(posedge clk) $rose(  
ack);  
endsequence  
  
sequence s3;  
  @(posedge clk) s1 ##2 s2  
endsequence
```





# Simple Examples

---

```
sequence s1;  
  @(posedge clk) $rose(  
req);  
endsequence  
sequence s2;  
  @(posedge clk) $rose(  
ack);  
endsequence  
sequence s3;  
  @(posedge clk) s1 ##2 s2  
;  
endsequence  
assert property ( s3 );
```

```
property p1;  
  @(posedge clk) $rose(  
req) ##2 $rose(ack);  
endproperty  
assert property (p1);
```

```
assert property ( @(posedge clk) $rose(req) ##2  
$rose (ack) );
```



# Implication in SVA

Implication is equivalent to if-then structure

Implication can be used inside a property only

Implications can not be used inside a sequence

Overlapped implication, denoted by “ $\mid\rightarrow$ ”

If there is a match on the antecedent, the consequent is evaluated beginning at the end time of the match

Non-overlapped implication, denoted by “ $\mid\Rightarrow$ ”

If there is a match on the antecedent, the consequent is evaluated beginning one clock tick after the end time of the match

This form is used in multi-clock properties

If **not** is used in the consequent, it means the result of the consequent evaluation is reversed

Try ALU assert again  $\mid\Rightarrow$

$$(\text{opcode} == \text{MULT}) \mid\rightarrow \text{results} == \text{op1} * \text{op2}$$



# Implication

---

$p \rightarrow q$

$p$  is termed the antecedent of the conditional, and  
 $q$  is termed the consequent of the conditional.

equivalent to  
 $\sim p \vee q$

$p$	$q$	$p \rightarrow q$
T	T	T
T	F	F
F	T	T
F	F	T

assert property ( @(posedge clk)  $p \rightarrow q$  );



# Non-overlapping Implication

$p \Rightarrow q$

$p$  is termed the antecedent of the conditional, and  
 $q$  is termed the consequent of the conditional.

equivalent to  
 $\sim p \vee q$


$p$	$q$	$p \rightarrow q$
T	T	T
T	F	F
F	T	T
F	F	T

assert property ( @(posedge clk)  $p \Rightarrow q$ );

sequence  $\rightarrow$  no implication  
property  $\rightarrow$  implication  
assert  $\rightarrow$  DIRECTIVE

## Example req/ack - 1

if request is asserted, ack must come 1 cycle later




`assert property (@posedge clk) req ==> ack);`



## Example req/ack - 2

if request is asserted, ack must come 3 cycles later


```
assert property ( @(posedge clk) p | => ##2 q );  
Or  
assert property ( @(posedge clk) p | => ##3 q );
```



The timing diagram illustrates the relationship between a clock signal (clk), a request signal (req), and an acknowledgment signal (ack). The clock (clk) is shown as a periodic square wave. The request signal (req) is a single pulse that occurs at a specific point in time. The acknowledgment signal (ack) is a single pulse that occurs exactly three clock cycles after the request signal (req) is asserted. This visualizes the requirement that the acknowledgment must be received three clock cycles after the request is made.

## Example req/ack - 3

if request is asserted, ack must come within 3 cycles





# Notes



---

Most assertions must use some kind of implication

```
assert property ( @(posedge clk) p & q);
```

This assertion will fail every cycle that  
 $(p \& q) == 0$

# White vs Black box assertions





# Fifo Black-box assertions

```
interface t_fifo_intf(input clk,reset);
  logic full, empty;
  t_fifo_data dout,din;
  logic push,pop;

  assert property (@(posedge clk) !(full && push) );
  assert property (@(posedge clk) !(empty && pop) );
  assert property (@(posedge clk) ^{push,pop} !=1'bx );

  property data_consistency;
    t_fifo_data x;
    @(posedge clk) (push,x=din) |-> ##[1:$] (pop && x==dout) ;
  endproperty
  assert property ( data_consistency);
endinterface
```

Note: data consistency property not very efficient, and failure time is

# Alternative Solution

```
interface t_fifo_intf(input clk,reset);
  logic full, empty;
  t_fifo_data dout,din;
  logic push,pop;

  assert property (@(posedge clk) !(full && push) );
  assert property (@(posedge clk) !(empty && pop) );
  assert property (@(posedge clk) ^{push,pop} !==1'bx );

  t_fifo_data tmp[$];
  t_fifo_data exp;
  always @(posedge clk) if (push) tmp.push_back(din);
  always @(posedge clk) if (pop) exp <= tmp.pop_front();
  property push_pop;
    @(posedge clk) pop ==> ((exp) == actual popped value $past(dout)) ;
  endproperty

  assert property ( push_pop )
    else $display("%p %p",$sampled(exp),$past(dout));
endinterface
```

3 ready pulses      ↓ repeat 3 times  
(rdy ## !rdy) [\*3]

"throughout" keyword

Assertions for

- ALU Assignment
- Simple flip Flop

Flip Flop

```
always @(posedge clk) Q <= D;
```

```
assert prop ( @ (posedge clk)
    q == $past(d))
else $display(q, d)
    $sampled(q)
    $past(d)
```

```
if (x)
    ~~~~~
else
```

\$past(d, 10)