Verification Methodology - Lite





Constrained Random Stimulus

Directed Testing Problems

Time Consuming Test Creation

Directed testing detects bugs you expect

Can't think of all potential bug scenarios

Random Testing

Create more interesting stimulus quickly Detects bugs you did not expect

Key Components

Data Class

Contains all items that can be used to inject stimulus in the design under test

Generator

Randomizes the data-class

Driver

Applies the random data to some DUT interface


Monitor

Checks the response of the DUT

Checker/Scoreboard

Compares input stimulus and DUT response

Overview of Components





Divide and conquer

Easier to code separate bits of functionality

Re-usable

Easier to plug-and-play

scalable

Data Class (rt_trans.sv)

```
class rt trans;
 rand bit idle;
 rand bit [3:0] delay;
 rand bit [2:0] src,dst;
 rand bit [31:0] payload;
  constraint c2 { delay == 10; }
  constraint c3 { idle == 0; }
  function automatic rt trans copy();
   rt trans to = new();
   to.src = this.src:
   to.dst
                 = this.dst;
   to.payload = this.payload;
   to.idle = this.idle;
   to.delay = this.delay;
   copy = to;
 endfunction: copy
endclass
```

Why do we need a copy function?

Handles are passed by reference

```
rt trans a,b;
rt trans queue[$];
initial begin
   a = new();
   a.randomize();
   $display("%p",a);
   queue.push front(a);
   a.randomize();
   $display("%p",a);
   queue.push front(a);
   b=queue.pop front();
   $display("%p",b);
   b=queue.pop front();
   $display("%p",b);
 end
```

```
'{idle:'h0, delay:'ha, src:'h6, dst:'h4, payload:'hcf578554}
'{idle:'h0, delay:'ha, src:'h0, dst:'h3, payload:'h401079a}
'{idle:'h0, delay:'ha, src:'h0, dst:'h3, payload:'h401079a}
'{idle:'h0, delay:'ha, src:'h0, dst:'h3, payload:'h401079a}
```

Handles are passed by reference

```
rt trans a,b;
rt trans queue[$];
initial begin
   a = new();
   a.randomize();
   $display("%p",a);
   queue.push front(a.copy());
   a.randomize();
   $display("%p",a);
   queue.push front(a.copy());
   b=queue.pop front();
   $display("%p",b);
   b=queue.pop front();
   $display("%p",b);
 end
```

```
'{idle:'h0, delay:'ha, src:'h6, dst:'h4, payload:'hcf578554}
'{idle:'h0, delay:'ha, src:'h0, dst:'h3, payload:'h401079a}
'{idle:'h0, delay:'ha, src:'h0, dst:'h3, payload:'h401079a}
'{idle:'h0, delay:'ha, src:'h6, dst:'h4, payload:'hcf578554
```

Generator

```
while(!end_of_test())
    begin

    tr.randomize();

    trans_cnt++;

    gen2mas.push_front(tr.copy());

end // while (!end_of_test())
```

Driver

```
task automatic sendlpkt(int i);
    rt trans tr;
   wait (gen2mas.size!==0);
   tr=gen2mas.pop front();
    // SEND ADDRESS
    @(rt if.cb);
   rt if.cb.frame n[tr.src] <= 1'b0;
    rt if.cb.di[tr.src] <= tr.dst[0];
    @(rt if.cb) rt if.cb.di[tr.src] <= tr.dst[1];</pre>
    @(rt if.cb) rt if.cb.di[tr.src] <= tr.dst[2];</pre>
    @(rt if.cb) rt if.cb.di[tr.src] <= 1'b0;</pre>
    // SEND PAYLOAD
    repeat(1) @(rt if.cb);
    for (int i=0; i<32; i=i+1) begin
      rt if.cb.valid n[tr.src] <= 1'b0;
      rt if.cb.di[tr.src] <= tr.payload[i];
      rt if.cb.frame n[tr.src] <= i==31;
      @(rt if.cb);
    end
    // END
   rt if.cb.valid n[tr.src] <= 1'b1;
   rt if.cb.di[tr.src] <= 1'bx;
    repeat (10) @(rt if.cb);
endtask:sendlpkt
```

Main task for driver

```
task main();
       reset();
       fork
         forever begin sendlpkt (0);
                                       end
         forever begin sendlpkt (1);
                                       end
         forever begin sendlpkt (2);
                                      end
         forever begin sendlpkt (3);
                                       end
         forever begin sendlpkt (4);
                                       end
         forever begin sendlpkt (5);
                                      end
         forever begin sendlpkt (6);
                                       end
         forever begin sendlpkt (7);
                                       end
       join
   endtask: main
```

Monitor

```
task automatic rcvlpkt(int i);
   rt_trans tmp = new();

// SET Destination Address
tmp.dst=i;
// BYPASS ADDRESS
while (rt_intf.cbmon.frameo_n[i]!=='0) @(rt_intf.cbmon);
while (rt_intf.cbmon.valido_n[i]!=='0) @(rt_intf.cbmon);

// GET PAYLOAD
for (int j=0;j<32;j=j+1) begin
   tmp.payload[j] <= rt_intf.cbmon.dout[i];
   @(rt_intf.cbmon);
end
mon2scb.push_front(tmp);
$display($time,": Received packet on %d",i);
endtask:rcvlpkt</pre>
```

Main task for monitor

```
task main();
     fork
         forever begin
                        rcv1pkt(0);
                                      end
         forever begin
                         rcvlpkt(1);
                                      end
         forever begin
                        rcv1pkt(2);
                                      end
         forever begin
                        rcv1pkt(3);
                                      end
         forever begin
                        rcv1pkt(4);
                                      end
         forever begin
                        rcv1pkt(5);
                                      end
         forever begin
                         rcvlpkt(6);
                                      end
         forever begin
                        rcv1pkt(7);
                                      end
       join
     // end
   endtask: main
```

Scoreboard

```
task automatic compare(int i);
   rt_trans mas_tr,mon_tr;

// GET a PAYLOAD from monitor queue
   wait (mon2scb.size() !==0 );
   mon_tr=mon2scb.pop_back();

foreach ( mas2scb[j] ) begin
   if (mas2scb[j].payload == mon_tr.payload) begin
        $display("Match!!");
        match_cnt++;
        mas2scb.delete(j);
   end
end
end
end
```

Main task for scoreboard

```
fork : fork1
    forever compare(0);
    forever compare(1);
    forever compare(2);
    forever compare(3);
    forever compare(4);
    forever compare(5);
    forever compare(6);
    forever compare(7);
    forever begin  #100; if (max_trans_cnt == match_cnt) $finish;
    end

join
```

Environment Class

Environment class methods

```
class env;

// Transactors
rt_gen gen;
rt_master mst;
rt_monitor mon;
scoreboard scb;

function new(virtual rt_intf rtif_mst, virtual rt_intf rtif_mon);
    gen = new(tcfg.trans_cnt, 1);
    mst = new(rtif_mst, 1);
    mon = new(rtif_mon, 1);
    scb = new(tcfg.trans_cnt);
endfunction: new
```

Environment class methods

```
virtual task pre test();
   fork
     scb.main();
     mst.main();
     mon.main();
   join none
 endtask: pre test
 virtual task test();
   mst.reset();
   fork
     gen.main();
   join none
 endtask: test
 virtual task post test();
   fork
     wait(gen.ended.triggered);
     wait(scb.ended.triggered);
   join
 endtask: post test
```

Top Level

```
module top();
logic clock=0;
always #5 clock=!clock;
rt intf rt intf(clock);
router dut (.clock(clock), .reset_n(rt_intf.reset_n),
.frame n(rt intf.frame n),
.valid n(rt intf.valid n),
.di(rt intf.di),
.dout(rt intf.dout),
.valido n(rt intf.valido n),
.frameo n(rt intf.frameo n));
test test(rt intf);
```

Test Layer

```
rt_trans gen2mas[8][$], mas2scb[8][$], mon2scb[8][$];
module test(rt_intf rt_intf);

// Top level environment
env the_env;
initial begin
   the_env = new(rt_intf, rt_intf);

// Kick off the test now
   the_env.run();
end
```

Why All the Effort?

The four principles of object-oriented programming are

encapsulation

Abstraction

Inheritance (re-use)

Polymorphism (runtime-lookup)

Simple Example

Abstract class: only defines the public methods; defines invariant level of functionality

Cannot be instantiated
Only useful if derived classes defined

```
virtual class object ;
  virtual function string display();
  endfunction
  virtual function logic [31:0] area();
  endfunction
endclass
```

Derived Classes

```
class rectangle extends object;
  logic [31:0] x,y;
  function new(int x,y);
    this.x=x;
    this.y=y;
  endfunction
  function string display();
    display="RECTANGLE";
  endfunction
  function logic [31:0] area();
    area=x*y;
  endfunction
endclass
```

```
class circle extends object;
  logic [31:0] r;
  function new(int r);
    this.r=r;
  endfunction
  function string display();
    display="CIRCLE";
  endfunction
  function logic [31:0] area();
    area=3.1415*r*r;
  endfunction
endclass
```

Usage


```
module test;
object o1; // base class
rectangle r1; // derived class
circle c1; // derived class
initial begin
 o1=new(); // illegal
  r1=new(2,3);
 c1=new(2);
 o1 = r1;
  $display("%s area is %d",o1.display(),o1.area());
  01 = c1;
  $display("%s area is %d",o1.display(),o1.area());
end
endmodule
```

New Generator

```
src 8
.dst 8
payload
delay
```

```
class rt gen directed extends rt gen;
  function new(input int max trans cnt, input bit verbose=0);
    super.new(max trans cnt,verbose);
  endfunction
  task main();
    if(verbose)
      $display($time, ": Starting rt gen for %0d transactions",
               max trans cnt);
   while(!end of test())
      begin
         tr.randomize() with { src==0; dst==7;}; in line constraint
          ++trans cnt;
           gen2mas.push front(tr.copy());
      end // while (!end of test())
    ->ended;
  endtask
endclass
```

Overview of Components



fork reclpkt(0) : reclpkt(1)

Runtime Flow - 1

initial

fork

send (pkt (0)

send (pkt(1)

;

send (pkt(2)

Rt_gen generates n random elements Coverage object Router_CG sampled Random object pushed onto queue[0-7]

Rt_driver has 8 threads (for 8-port router)
Each thread will pop random data off of respective queue and


Apply stimulus to respective port via send1pkt task

Runtime Flow – 2

Rt_monitor has 8 threads Each thread will monitor it's respective port with task recv1pkt

Scoreboard has 8 threads (for 8-port router)
Each thread will grab element from monitor queue
and driver queue and compare for correctness

Graphical Debugging



New Environment

```
module test(rt_intf rt_intf);
  env the_env;
  rt_gen_directed new_gen;
initial begin

  the_env = new(rt_intf, rt_intf);
  new_gen = new(the_env.tcfg.trans_cnt,1);
  the_env.gen = new_gen;
  // Kick off the test now
  the_env.run();
end
endmodule
```

```
test 60 → 68-40
fest 01 → 130-150
02 →
03 → 500-606
```

Generator with Covergroup

```
class rt_gen;
 rand rt_trans tr;
 covergroup Router CG:
  src: coverpoint tr.src;
  dst : coverpoint tr.dst;
  cross src.dst:
 endgroup
virtual task main();
 while(!end_of_test())
   begin
     tr.randomize();
     Router_CG.sample();
      gen2mas.push_front(tr.copy());
   end // while (!end_of_test())
 endtask
endclass
```

VCS ... test-su . /simy -cm - dr ·swy)

How to merge coverage data

```
simv1 —cm_dir simv1
simv2 —cm_dir simv2
simv3 —cm_dir simv3

// Merge Coverage #'s for all tests
urg -dir simv.vdb -dir simv2.vdb —dir
simv3.vdb
giveall directories
firefox urgReport/dashboard.html
```

Configuration			
Tx driver	ETH	Rx monitor	