

UVM Generator

uvmgen

UVM Version: 2

Complete Env.(1) OR Individual Template(2)?: 1

Want to create your own methods[Instead of uvm shorthand macros]? : n

RAL env?:0

Env. Name: environment

Agents?: y

Name of master agent: : ethernet

Name of sequencer in ethernet master agent: : eth_sequencer

Name of driver in ethernet master agent: : eth_driver —
Name of monitor in ethernet master agent: : eth_monitor —

Name of interface related to ethernet master agent: :eth_intf

Name of transaction in ethernet master agent: : eth_data

BU class for this transaction? : n Name of slave agent: : slave

Name of sequencer in slave slave agent: :slave_sequencer

Name of driver in slave slave agent: : slave_driver Name of monitor in slave slave agent: : slave monitor

Name of physical interface related to slave slave agent: : slave_intf

Name of transaction related to slave slave agent: : eth_data

Driver information for the slave agent slave: :
Driver Type: Driver, PULL DRIVER (uvm_driver)
Driver information for the master agent ethernet: :
Driver Type: Driver, PULL DRIVER (uvm_driver)

Scoreboard?: y

Name of Scoreboard Class: scoreboard



8x8 Router UVM testbench

```
/home/bgreene/ELEN613/RT_uvm
Source code
proj/src
Compile + Run directory
Proj/run
```

Ethernet Agent

```
Verilog files ethernet_eth_data.sv
```

ethernet_eth_driver.sv

ethernet_eth_intf.sv

ethernet_eth_monitor.sv

ethernet_eth_sequencer.sv

ethernet_sequence_library.sv

Ethernet_eth_data

```
class eth data extends uvm sequence item;
 typedef enum {READ, WRITE } kinds e:
 rand kinds e kind;
 typedef enum {IS_OK, ERROR} status_e;
 rand status e status;
 rand byte sa:
 // ToDo: Add constraint blocks to prevent error injection
 // ToDo: Add relevant class properties to define all transactions
 // ToDo: Modify/add symbolic transaction identifiers to match
  rand bit idle:
  rand bit [3:0] delay;
  rand bit [2:0] src.dst:
  rand bit [31:0] payload:
 constraint eth data valid {
   // ToDo: Define constraint to make descriptor valid
   delay == 10;
   idle == 0:
   status == IS OK;
  uvm_object_utils_begin(eth_data)
   // ToDo: add properties using macros here
   `uvm_field_enum(kinds_e,kind,UVM_ALL_ON)
   `uvm_field_enum(status_e,status, UVM_ALL_ON)
    'uvm field int(idle, UVM ALL ON)
   'uvm field int(delay, UVM ALL ON)
   'uvm field int(src. UVM ALL ON)
    'uvm field int(dst, UVM ALL ON)
   `uvm_field_int(payload, UVM_ALL_ON)
  'uvm object utils end
 extern function new(string name = "Trans");
endclass: eth data
function eth data::new(string name = "Trans");
 super.new(name):
endfunction: new
```

Ethernet_eth_driver

task eth_driver::reset_phase(uvm_phase phase);

```
super.reset_phase(phase);
 // ToDo: Reset output signals
   dry if.mck.frame n <= '1:
   drv if.mck.valid n <= '1;
   drv if.mck.di <= 'x:
   repeat (1) @(drv if.mck);
endtask: reset phase
task eth driver::run phase(uvm phase phase);
 super.run_phase(phase);
 repeat (50) @(drv if.mck);
fork
   tx_driver(0); < just 1 channel
 ioin
endtask: run phase
task eth_driver::tx_driver(int i);
forever begin
   eth data tr:
   // ToDo: Set output signals to their idle state
   this.drv if.master.async en
                                 <= 0:
   `uvm_info("environment_DRIVER", "Starting transaction...",UVM_LOW)
   seg item port.get next item(tr);
    if (tr.dst==7 && tr.src==7) send1pkt(tr.src,tr); ←
   sea item port.item done():
   'uvm_info("environment_DRIVER", "Completed transaction...",UVM_LOW)
   `uvm_info("environment_DRIVER", tr.sprint(),UVM_HIGH)
   'uvm do callbacks(eth driver,eth driver callbacks,
            post_tx(this, tr))
 end
```

endtask: tx driver

```
task eth driver::send1pkt(int i.eth data tr):
  if (i!== tr.src) $display("ERROR %d != %d",i,tr.src);
  if (tr.idle)
   begin
    repeat(tr.delay) @(drv_if.mck);
    return:
   end
  $display($time, ": Sending packet src=%1d:dst=%1d",tr.src,tr.dst);
  repeat(5) @(drv if.mck);
  dry if.mck.frame n[tr.src] <= 1'b0:
  drv if.mck.di[tr.src] <= tr.dst[0];</pre>
  @(drv_if.mck) drv_if.mck.di[tr.src] <= tr.dst[1];
  @(drv_if.mck) drv_if.mck.diftr.src1 <= tr.dst[2]:
  @(drv if.mck) drv if.mck.di[tr.src] <= 1'b0;
  // Padding
  repeat(1) @(drv if.mck);
  for (int i=0:i<32:i=i+1) begin
   drv if.mck.valid n[tr.src] <= 1'b0;
   drv_if.mck.di[tr.src] <= tr.payload[i];</pre>
   drv_if.mck.frame_n[tr.src] <= i==31;
   @(drv if.mck);
  end
  drv if.mck.valid n[tr.src] <= 1'b1;
 drv if.mck.diftr.srcl <= 1'bx:
  repeat (5) @(drv if.mck);
endtask:send1pkt
```

Ethernet_eth_monitor

endtask: tx monitor

```
super.run_phase(phase);
                                                                           // phase.raise objection(this,""); //Raise/drop objections in sequence file
task eth_monitor::tx_monitor();
 forever begin
                                                                            fork
                                                                              tx monitor();
   eth data tr:
   // ToDo: Wait for start of transaction
                                                                            ioin
                                                                           // phase.drop objection(this);
    'uvm do callbacks(eth monitor,eth monitor callbacks,
             pre_trans(this, tr))
                                                                          task automatic eth_monitor::rcv1pkt(int i, ref eth_data tr);
   'uvm_info("environment_MONITOR", "Starting transaction...",UVM_LOW)
                                                                             eth data tmp:
   // ToDo: Observe first half of transaction
                                                                             tmp = new():
                                                                             tmp.dst=i:
   rcv1pkt(7,tr);
   'uvm do callbacks(eth monitor.eth monitor callbacks,
                                                                             while (mon if.pck.frame n[i]!=='0) @(mon if.pck);
             pre ack(this, tr))
                                                                             while (mon_if.pck.valid_n[i]!=='0) @(mon_if.pck):
   // ToDo: React to observed transaction with ACK/NAK
                                                                             for (int j=0;j<32;j=j+1) begin
   `uvm_info("environment_MONITOR", "Completed transaction...",UVM_LOW) tmp.payload[j] <= mon_if.pck.di[i];
    'uvm_info("environment_MONITOR", tr.sprint(),UVM_LOW)
                                                                              @(mon_if.pck);
   'uvm do callbacks(eth monitor,eth monitor callbacks,
                                                                             end
             post trans(this, tr))
                                                                             tr = tmp:
   mon analysis port.write(tr);
                                                                          endtask:rcv1pkt
  end
```

task eth monitor::run phase(uvm phase phase);