## Sample Midterm

## Assertion Questions

- 1. Check that an 8-bit counter overflows correctly
- Mutex checker; Ensures that a and b never evaluate true at the same time.
- 3. The assert\_unchange assertion continuously monitors the start\_event at every positive edge of the triggering event, clk. When this signal (or expression) evaluates TRUE, the assertion monitor ensures that the test expr will not change values within the next num cks number of clocks.
- The assert\_next assertion validates proper cycle timing relationships between two events in the design. When a start event evaluates true, then the test expr must evaluate true exactly num cks number of clock cycles later.


SystemVerilog General Questions

\_ interface is named bundle of nets or variables. Encopsulates functionality & connectivity

- 1. What does an interface do? clocking block's separates timing and synchronization details from procedural statements.

  2. What is a clocking block? Interaction between 1B and DVT must be handled correctly or non-deterministic results occur
- 3. Write the interface/clocking block/modport for testing a 4-bit universal shift register

4-bit Universal Shift Register 74LS194





num-cks= ?

5

## **Constraint Questions**

- 4. Write the constraint block for the Universal Shift register
- assuming that start-event is the first clk excle 5. Write the assertions for the same 3. assert property (@(posedge clk) start\_event == |'b| |=> \$ stable(expr)[\* num-cks] +. assert property (@(posedge clk) start\_event |=> ##[num\_cks] test\_expr





assert	property (D) (posedoje c	(k) (S1 = -08150 = = 1) (=) \$ past (Q[3:1]) == Q[2:0]) 28
		\$ past (QL3:11) == QL2:01) >>
		Q[3]=\$past(SRI))i
		QL 20 4 7 4/31 (2 1/1) / 1