
Constrained Random Value Generation



20% 0 80% Probability goes up

Automatically generate tests for functional verification Easily create tests that can find hard-to-Serval Values 50022

reach corner cases.





Intro to Classes

class is a type that includes data and subroutines (functions and tasks) that operate on those data.

A class's data are referred to as *class* properties, and its subroutines are called *methods*

We are going to use classes to encapsulate random data



More About Classes

Classes are referenced using an object handle, aka "safe pointer" Memory allocation is managed internally, garbage collector invoked if no references (similar to Java) No point arithmetic allowed Need to use new() to construct/allocate User-defined methods

Simple Example

```
class DATA_t;

<u>rand</u> logic [7:0] addr;

rand logic [7:0] data;

rand logic rw;

endclass
```

```
two types of randoms:

randc > no dups until every

randc > no dups until every

randc > 20]

No dups until all

No dups until all
```

```
DATA_t data; // create a handle

// data = NULL

data = new; // initialize

\[
\textstyle create the object

data = NULL \(
\textstyle create the object

\]
```



Random Variables

rand

Uniformly distributed over range

randc

Random cyclic that cycle over all possible values

Handle vs Pointer

Operation	C pointer	SV object handle
Arithmetic operations (such as incrementing)	Allowed	Not allowed
For arbitrary data types	Allowed	Not allowed
Dereference when null	Error	Error, see text above
Casting	Allowed	Limited
Assignment to an address of a data type	Allowed	Not allowed
Unreferenced objects are garbage collected	No	Yes
Default value	Undefined	null
For classes	(C++)	Allowed

4

Different ways to construct

```
DATA_t data;
initial data = new;

Or

DATA t data = new; ← implicit initial block
```

Calling build-in methods

```
module test();

DATA_t data; // create object handle initial begin

data = new(); / **********

$display("%p",data);
data.randomize(); // built-in method
$display("%p",data);
data.randomize();
$display("%p",data);
end

endmodule
```

Constraint Block

Limiting addr/data to some range constraint low_address { addr <= 8'h55; } address always less than hex 55 constraint low_data { data <= 8'h55; } aut a always less than hex 55

```
Set Membership constraint corner1 addr is random between specified ranges {addr inside {[0:3], [70:80], [250:255]};}
```

```
Weighted Distribution
```

```
x dist {100 := 1, 200 := 2, 300 := 5}
```

constraint equal & Get value 300 is 5 x more likely than 100 addr == data; }

constraint not equal { addr!=data; }

Implication (easy) - 1

```
rand logic [$:0] addr; rand logic rw; constraint one { rw==1'b0 -> addr < 4; } if rw is 0, I want address than to be generalled as less than \frac{1}{15} to be generalled as less than \frac{1}{15} to \frac{1}{15} to
```

Implication (easy) - 2

```
rand logic [3:0] addr;
rand logic rw;
constraint one {addr < 4 -> rw==1'b0 }
```

```
(0,0) (0,1) (0,2) (0,3) (0,4) (0,5) (0,6) (0,7) (1,0) (1,1) (1,2) (1,3) (1,4) (1,5) (1,6) (1,7)
```

%rw=1 4/12 -> 33%

Implication (difficult)

```
constraint one { rw==1'b0 -> addr < 20; }
Equivalent to rw==1 || addr<20
addr[7:0],rw -> 512 combinations
Remove (0,21) \rightarrow (0,255) from possible values
% of rw=1 -> 93\%
constraint one { addr < 20 -> rw==1'b0; }
Equivalent to addr>=20 || rw==0
Remove (1,0) to (1,20) from possible values
% of rw=1 -> 47\%
                              class Base
                                           constr.
                                        class Extend 2
```

If-else (easy) - 1

```
rand logic [3:0] addr;

rand logic rw;

constraint one

{if (addr < 4) rw==1'b0; }


Equivalent to addr < 4 -> rw==1'b0 }

(0,0) (0,1) (0,2) (0,3) (0,4) (0,5) (0,6) (0,7)

(1,0) (1,1) (1,2) (1,3) (1,4) (1,5) (1,6) (1,7)

%rw=1 4/12 -> 33%
```

UART-IP



Randomizing Array

```
byte chars [];
initial
char=new[500];
```

Wishbone Bus





Open source computer bus
Goal: allow different parts (core) of a
chip to communicate with each other in
a known, standard way
To enforce compatibility between IP
cores. This enhances design reuse
Very simple specification

Features

One Bus Architecture for all applications Simple, compact architecture Multi master support 64 bit address space 8 - 64 bit data bus (expandable) Single read and write cycles RMW cycles **Event cycles** Supports retry Supports memory mapped, FIFO and crossbar interface Throttling of data for slower devices provided User defined TAGs for identifying data transfer types Arbitration defined by the end user




MASTER

A core that is capable of generating bus cycles All Wishbone systems must have at least one MASTER device

SLAVE

A core that is capable of receiving bus cycles All Wishbone systems must have at least one SLAVE device

Interconnect



Point-to-point

An interconnection system that supports a single WISHBONE MASTER and a single WISHBONE SLAVE interface. It is the simplest way to connect two cores.

Crossbar Switch

Support multiple parallel which can give high supports MASTER's

channels





Illustration 1-4: Crossbar (switch) interconnection





Shared Bus

The shared bus interconnection is a system where a MASTER initiates addressable bus cycles to a target SLAVE. Only one MASTER at a time can use the interconnection resource

Interface Signals

Signal	Width	Direction	Function
clk_i	1	Input	Clock
rst_i	1	Input	Active high reset
dat_i	32	Input	Input Data bus
dat_o	32	Output	Output Data bus
adr_i	32	Input	Address bus
cyc_i	1	Input	Cycle input, when asserted, indicates that a valid bus cycle is in progress
sel_i	4	Input	Byte select
stb_i	1	Input	Strobe input, when asserted, indicates that the slave is selected
we_i	1	Input	Write enable input, indicates whether the current local bus cycle is a READ or WRITE, asserted during WRITE cycle
ack_o	1	Output	Acknowledge output, when asserted, indicates the termination of a normal bus cycle
err_o	1	Output	Error output (Not Used)
rty_o	1	Output	Retry output, indicates that the interface is not ready to accept or send data and that cycle should be retried (Not Used)

Types of bus cycles

```
Single read/write (single data transfer)
Block read/write (multiple single)
RMW (read-modify-write)
  Used in multiprocessor systems
Handshaking mechanism allows a
participating SLAVE to
  accept a data transfer [ACK_O] required
  reject a data transfer with an error [ERR O]
  optional
  ask the MASTER to retry a bus cycle [RTY O]
  optional
```



MASTER generates valid address/data SLAVE monitors stb_i SLAVE responds with ack_i





Illustration 8-7: SINGLE READ cycle

WRITE transaction



UART top-level

```
module uart_top (
    wb_clk_i,

// Wishbone signals
wb_rst_i, wb_adr_i, wb_dat_o, wb_we_i, wb_stb_i,
wb_cyc_i, wb_ack_o, wb_sel_i,
int_o, // interrupt request

// UART signals
// serial input/output
stx_pad_o, srx_pad_i,

// modem signals
rts_pad_o, cts_pad_i, dtr_pad_o, dsr_pad_i, ri_pad_i, dcd_pad_i
);
```

UART interface

```
interface intf uart t(input wb clk i);
    // Wishbone signals
     logic wb rst i;
     logic [4:0] wb adr i;
     logic [31:0] wb dat i, wb dat o;
     logic wb we i;
     logic [3:0] wb stb i;
     logic wb cyc i, wb ack o, wb sel i;
     logic int o; // interrupt request
    // UART signals
    // serial input/output
     logic stx pad o, srx pad i;
    // modem signals
     logic rts pad o, cts_pad_i, dtr_pad_o, dsr_pad_i, ri_pad_i, dcd_pad_i;
     clocking wb @(posedge wb clk i);
      output wb rst i, wb adr i, wb dat i, wb we i, wb stb i, wb cyc i, wb sel i;
      input wb dat o,wb ack o,int o;
     endclocking
endinterface
```

UART Tasks

```
reset()
wb_wr1(addr,sel,data)
Wb_rd1(addr,sel,data)
uart decoder
```

skeletal testbench UART

Assignment

Complete the UART constrained random test Template located at /home/bgreene/ELEN613/UART

Test out the following
Baud rate
Different #characters sent to uart
Different character sequence

There are 3 "bugs" in the uart, if you discover them, email me for a "fix"

VART TOP Vart - snd() Put in port definitions and put constraints Depending on bound rate & # characters, there are 3 bugs It will say "Bug Found" Email Dr. Græne telling which bug (1,2, or 3) simy + BUG1 = 1234 Read VART Spec on Camino