REGISTROS

user-level base integer registers

		RV64 RV32	
	•		
	/	x0/zero	
		×1	
		x2	
		×3	
		×4	
		x5	
		x6	
		x7	
		×8	
	4	x9	
		×10	
		x11	
		x12	
		×13	
		×14	
		×15	
		x16	
		×17	
		x18	
		x19	
		x 20	
		x21	
		x 22	
	4	x 23	
		×24	
		×25	
		x 26	
	(×27	
		x28	
		x29	
		x30	
		x31	
7	63	31	
		PC	
7	63	31	

Register	ABI Name	Description	Saver
x0	zero	Hard-wired zero	
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	_
x4	tp	Thread pointer	-
x5-7	t0-2	Temporaries	Caller
x8	s0/fp	Saved register/frame pointer	Callee
x9	s1	Saved register	Callee
x10-11	a0-1	Function arguments/return values	Caller
x12-17	a2-7	Function arguments	Caller
x18-27	s2-11	Saved registers	Callee
x28-31	t3-6	Temporaries	Caller
f0-7	ft0-7	FP temporaries	Caller
f8-9	fs0-1	FP saved registers	Callee
f10-11	fa0-1	FP arguments/return values	Caller
f12-17	fa2-7	FP arguments	Caller
f18-27	fs2-11	FP saved registers	Callee
f28-31	ft8-11	FP temporaries	Caller

MIPS	RISC-V
Registros "RO a R31"	Registros "x0 a x31"
Float de "f0 a f31"	Se mantiene
r0 con valor a 0	x0 con valor a 0
X31 como return address	X1 como return address

INSTRUCCIONES

Tipo	pseudo-instrucción	Equivalencia
salto	j offset	jalr x0, rs1, offset
retorno de subrutina	ret	jr ra
no operación	nop	addi x0, x0, 0
carga de inmediato	li rd, imm	muchas secuencias
copiar registro	mv rd, rs	addi rd, rs, 0
llamada subrutina	call offset	auipc x1, offset[31:12] jalr x1, x1, offset[11:0]

Tipo	Instrucción	Ejemplo	Descripción
mult.	mul mulh mulhsu mulhu mulw	mul rd, rs1, rs2 mulh rd, rs1, rs2 mulhsu rd, rs1, rs2 mulhu rd, rs1, rs2 mulw rd, rs1, rs2	$ \begin{array}{l} rd = (rs1 \times rs2)_{630} \\ rd = (rs1 \times rs2)_{12764} \\ rd = (rs1 \times argsinsigno(rs2))_{12764} \\ rd = (argsinsigno(rs1) \times argsinsigno(rs2))_{12764} \\ rd = extsigno((rs1)_{310} \times rs2_{310})_{310}) \end{array} $
división	div divu divw divuw	div rd, rs1, rs2 divu rd, rs1, rs2 divw rd, rs1, rs2 divuw rd, rs1, rs2	$ \begin{array}{l} rd = rs1 \div rs2 \\ rd = arg_sin_signo(rs1) \div arg_sin_signo(rs2) \\ rd = ext_signo((rs1_{31_0} \div rs2_{31_0})_{31_0}) \\ rd = ext_signo((arg_sin_signo(rs1_{31_0}) \div arg_sin_signo(rs2_{31_0}))_{31_0}) \\ \end{array} $
resto	remu remw remuw	rem rd, rs1, rs2 remu rd, rs1, rs2 remw rd, rs1, rs2 remuw rd, rs1, rs2	rd = rs1 % rs2 rd = arg_sin_signo(rs1) % arg_sin_signo(rs2) rd = ext_signo((rs1 ₃₁₀ % rs2 ₃₁₀) ₃₁₀) rd = ext_signo((arg_sin_signo(rs1 ₃₁₀) % arg_sin_signo(rs2 ₃₁₀)) ₃₁₀)

Tipo	Instrucción	Ejemplo	Descripción
suma	add	add rd, rs1, rs2	rd = rs1 + rs2
	addw rd, rs1, rs2		$rd = ext_signo(rs1_{310} + rs2_{310})$
	addi	addi rd, rd1, imm	$rd = rs1 + ext_signo(imm_{110})$
	addiw	addiw rd, rs1, imm	$rd = ext_signo(rs1_{310} + ext_signo(imm_{110}))$
resta	sub	sub rd, rs1, rs2	rd = rs1 - rs2
	subw	subw rd, rs1, rs2	$rd = ext_signo(rs1_{310} - rs2_{310})$
lógicas	xor	xor rd, rs1, rs2	rd = rs1 xor rs2
(bit-wise)	xori	xori rd, rs1, imm	$rd = rs1 \ xor \ ext_signo(imm_{110})$
	or	or rd, rs1, rs2	rd = rs1 or rs2
	ori	ori rd, rs1, imm	$rd = rs1 \text{ or } ext_signo(imm_{11,0})$
	and	and rd, rs1, rs2	rd = rs1 and $rs2$
	andi	andi rd, rs1, imm	rd = rs1 and ext_signo(imm ₁₁₀)
salto	jal	jal rd, imm	$rd = PC + 4$; $PC = PC + ext_signo(imm_{201} << 1)$
	jalr	jalr rd, rs1, imm	$rd = PC + 4$; $PC = rs1 + ext_signo(imm_{110})$
salto	beq	beq rs1, rs2, imm	$si (rs1 == rs2) PC = PC + ext_signo(imm_{121} << 1)$
cond.	bne	bne rs1, rs2, imm	$si (rs1 <> rs2) PC = PC + ext_signo(imm_{121} << 1)$
	blt	blt rs1, rs2, imm	$si (rs1 < rs2) PC = PC + ext_signo(imm_{121} << 1)$
	bge	bge rs1, rs2, imm	$si (rs1 >= rs2) PC = PC + ext_signo(imm_{121} << 1)$
	bltu	bltu rs1, rs2, imm	$si (rs1 < rs2) PC = PC + ext_signo(imm_{121} << 1) (*)$
	bgeu	bgeu rs1, rs2, imm	$si (rs1 >= rs2) PC = PC + ext_signo(imm_{121} << 1) (*)$
comp.	slt	slt rd, rs1, rs2	si (rs1 < rs2) rd = 1 caso contrario rd = 0
	slti	slti rd, rs1, imm	$si(rs1 < ext_signo(imm_{110})) rd = 1 caso contrario rd = 0$
	sltu	sltu rd, rs1, rs2	si (rs1 < rs2) rd = 1 caso contrario rd = 0 (*)
	sltiu	stliu rd, rs1, imm	$si (rs1 < ext_signo(imm_{110})) rd = 1 caso contrario rd = 0 (*)$

Tipo	Instrucción	Ejemplo	Descripción
carga/alm.	lb	lb rd, imm(rs1)	$rd = ext_signo(Memoria[rs1 + ext_signo(imm_{11.0})][7:0])$
byte	lbu	Ibu rd, imm(rs1)	$rd = ext_ceros(Mem[rs1 + ext_signo(imm_{110})][7:0])$
	sb	sb rs2, imm(rs1)	$Mem[rs1 + ext_signo(imm_{110})][7 : 0] = rs2_{70}$
carga/alm.	lh	Ih rd, imm(rs1)	$rd = ext_signo(Mem[rs1 + ext_signo(imm_{110})][15:0])$
media palabra	lhu	Ihu rd, imm(rs1)	$rd = ext_ceros(Mem[rs1 + ext_signo(imm_{11.0})][15:0])$
	sh	sh rs2, imm(rs1)	$Mem[rs1 + ext_signo(imm_{110})][15:0] = rs2_{150}$
carga/alm.	lw	lw rd, imm(rs1)	$rd = ext_signo(Mem[rs1 + ext_signo(imm_{11.0})][31:0])$
palabra	lwu	lwu rd, imm(rs1)	$rd = ext_ceros(Mem[rs1 + ext_signo(imm_{11 0})][31 : 0])$
•	SW	sw rs2. imm(rs1)	$Mem[rs1 + ext_signo(imm_{110})][31 : 0] = rs2_{310}$
carga/alm.	ld	ld rd, imm(rs1)	$rd = Mem[rs1 + ext_signo(imm_{110})][63:0]$
doble palabra	sd	sd rs2, imm(rs1)	$Mem[rs1 + ext_signo(imm_{110})][63:0] = rs2$
carga	lui	lui rd, imm	$rd = imm_{19,0} << 12$
registros	auipc	auipc rd, imm	$rd = PC + (imm_{19.0} << 12)$
desplazamiento	sll	sll rd, rs1, rs2	$rd = rs1 << rs2_{5.0}$
lógico	slli	slli rd, rs1, imm	$rd = rs1 << imm_{5.0}$
izquierda	sllw	sllw rd, rs1, rs2	$rd_{310} = rs1_{310} << rs2_{40}$
	slliw	slliw rd, rs1, imm	$rd_{310} = rs1_{310} << imm_{40}$
desplazamiento	srl	srl rd, rs1, rs2	$rd = rs1 >> rs2_{5.0}$ (se insertan 0s)
lógico	srli	srli rd, rs1, imm	$rd = rs1 >> imm_{50}$ (se insertan 0s)
derecha	srlw	srlw rd, rs1, rs2	$rd_{310} = rs1_{310} >> rs2_{40}$ (se insertan 0s)
	srliw	srliw rd, rs1, imm	$rd_{310} = rs1_{310} >> imm_{40}$ (se insertan 0s)
desplazamiento	sra	sra rd, rs1, rs2	$rd = rs1 >> rs2_{50}$ (se extiende el bit de signo)
aritmético	srai	srai rd, rs1, imm	$rd = rs1 >> imm_{5.0}$ (se extiende el bit de signo)
derecha	sraw	sraw rd, rs1, rs2	$rd_{310} = rs1_{310} >> rs2_{40}$ (se extiende el bit de signo)
	sraiw	sraiw rd, rs1, imm	$rd_{310} = rs1_{310} >> imm_{40}$ (se extiende el bit de signo)
otras	fence	fence	sincroniza accesos a memoria de varios núcleos
	ecall	ecall	petición de servicio al entorno de ejecución
	ebreak	ebreak	devuelve el control a un entorno de depuración

Tipo	rv64f	rv64d	Ejemplo (rv64f)	Descripción
carga/alm.	flw	fld	flw fd, imm(rs1)	$fd = Mem[rs1 + ext_signo(imm_{110})]$
	fsw	fsd	fsw fd, imm(rs1)	$Mem[rs1 + ext_signo(imm_{110})] = fd$
copia	fmv.x.w	fmv.x.d	fmv.x.w rd, fs1	$rv64f$: $rd_{310} = fs1$; $rv64d$: $rd = fs1$
registros	fmv.w.x	fmv.d.x	fmv.w.x fd, rs1	$rv64f: fd = rs1_{310}; rv64d: fd = rs1$
aritméticas	fadd.s	fadd.d	fadd.s fd, fs1, fs2	fd = fs1 + fs2
	fsub.s	fsub.d	fsub.s fd, fs1, fs2	fd = fs1 - fs2
	fmul.s	fmul.d	fmul.s fd, fs1, fs2	$fd = fs1 \times fs2$
	fdiv.s	fdiv.d	fdiv.s fd, fs1, fs2	$fd = fs1 \div fs2$
	fsqrt.s	fsqrt.d	fsqrt.s fd, fs1	$fd = \sqrt{fs1}$
	fmadd.s	fmadd.d	fmadd.s fd, fs1, fs2, fs3	$fd = (fs1 \times fs2) + fs3$
	fmsub.s	fmsub.d	fmsub.s fd, fs1, fs2, fs3	$fd = (fs1 \times fs2) - fs3$
	fnmadd.s	fnmadd.d	fnmadd.s fd, fs1, fs2, fs3	$fd = -(fs1 \times fs2) - fs3$
	fnmsub.s	fnmsub.d	fnmsub.s fd, fs1, fs2, fs3	$fd = -(fs1 \times fs2) + fs3$
signo	fsgnj.s	fsgnj.d	fsnj.s fd, fs1, fs2	$fd = fs1, fd_{signo} = fs2_{signo}$
	fsgnjn.s	fsgnjn.d	fsnjn.s fd, fs1, fs2	$fd = fs1, fd_{signo} = fs2_{signo} xor 1$
	fsgnjx.s	fsgnjx.d	fsgnjx.s fd, fs1, fs2	$fd = fs1, fd_{signo} = fs2_{signo} xor fs1_{signo}$
comparación	feq.s	feq.d	feg.s fd, fs1, fs2	si(fs1 == fs2) fd = 1 caso contrario fd = 0
THE RESERVE OF THE PARTY OF THE	flt.s	flt.d	flt.s fd, fs1, fs2	si(fs1 < fs2) fd = 1 caso contrario fd = 0
	fle.s	fle.d	fle.s fd, fs1, fs2	$si(fs1 \le fs2) fd = 1 caso contrario fd = 0$
	fmin.s	fmin.d	fmin.s fd, fs1, fs2	fd = min(fs1, fs2)
	fmax.s	fmax.d	fmax.s fd, fs1, fs2	fd = max(fs1, fs2)
conversión	fcvt.w.s	fcvt.w.d	fcvt.w.s rd, fs1	$rd_{31.0} = flotante_a_entero(fs1)$
float a	fcvt.l.s	fcvt.l.d	fcvt.l.s rd, fs1	rd = flotante_a_entero(rs1)
entero	fcvt.wu.s	fcvt.wu.d	fcvtwu.s rd, fs1	$rd_{310} = arg_sin_signo(flotante_a_entero(fs1)$
	fcvt.lu.s	fcvt.lu.d	fcvtlu.s rd, fs1	rd = arg_sin_signo(flotante_a_entero(fs1))
conversión	fcvt.s.w	fcvt.d.w	fcvt.s.w fd, rs1	fd = entero_a_flotante(rs1310)
entero a	fcvt.s.wu	fcvt.d.wu	fcvt.s.wu fd, rs1	$fd = arg_sin_signo(entero_a_flotante(rs1_{310}))$
float	fcvt.s.l	fcvt.d.l	fcvt.s.l fd, rs1	fd = entero_a_flotante(rs1 ₆₃₀)
	fcvt.s.lu	fcvt.d.lu	fcvt.s.lu fd, rs1	$fd = arg_sin_signo(entero_a_flotante(rs1_{630}))$
conversión		fcvt.s.d	fcvt.s.d fd, fs1	fd = double_a_simple_precision(fs1)
float - double		fcvt.d.s	fcvt.d.s fd, fs1	<pre>fd = simple_a_doble_precision(fs1)</pre>
clase	fclass.s	fclass.d	fclass.s rd, fs1	$rd = clase(fs1) : -\infty, -0, +0, -\infty, \dots$