


REGISTROS



Register	ABI Name	Description	Saver
x0	zero	Hard-wired zero	—
x1	ra	Return address	Caller
x2	sp	Stack pointer	Callee
x3	gp	Global pointer	—
x4	tp	Thread pointer	—
x5–7	t0–2	Temporaries	Caller
x8	s0/fp	Saved register/frame pointer	Callee
x9	s1	Saved register	Callee
x10–11	a0–1	Function arguments/return values	Caller
x12–17	a2–7	Function arguments	Caller
x18–27	s2–11	Saved registers	Callee
x28–31	t3–6	Temporaries	Caller
f0–7	ft0–7	FP temporaries	Caller
f8–9	fs0–1	FP saved registers	Callee
f10–11	fa0–1	FP arguments/return values	Caller
f12–17	fa2–7	FP arguments	Caller
f18–27	fs2–11	FP saved registers	Callee
f28–31	ft8–11	FP temporaries	Caller

MIPS	RISC-V
Registros “R0 a R31”	Registros “x0 a x31”
Float de “f0 a f31”	Se mantiene
r0 con valor a 0	x0 con valor a 0
X31 como return address	X1 como return address

INSTRUCCIONES

Tipo	pseudo-instrucción	Equivalencia
salto	j offset	jalr x0, rs1, offset
retorno de subrutina	ret	jr ra
no operación	nop	addi x0, x0, 0
carga de inmediato	li rd, imm	muchas secuencias
copiar registro	mv rd, rs	addi rd, rs, 0
llamada subrutina	call offset	auipc x1, offset[31:12] jalr x1, x1, offset[11:0]

Tipo	Instrucción	Ejemplo	Descripción
mult.	mul	mul rd, rs1, rs2	$rd = (rs1 \times rs2)_{63..0}$
	mulh	mulh rd, rs1, rs2	$rd = (rs1 \times rs2)_{127..64}$
	mulhsu	mulhsu rd, rs1, rs2	$rd = (rs1 \times \text{arg_sin_signo}(rs2))_{127..64}$
	mulhu	mulhu rd, rs1, rs2	$rd = (\text{arg_sin_signo}(rs1) \times \text{arg_sin_signo}(rs2))_{127..64}$
	mulw	mulw rd, rs1, rs2	$rd = \text{ext_signo}((rs1_{31..0} \times rs2_{31..0})_{31..0})$
división	div	div rd, rs1, rs2	$rd = rs1 \div rs2$
	divu	divu rd, rs1, rs2	$rd = \text{arg_sin_signo}(rs1) \div \text{arg_sin_signo}(rs2)$
	divw	divw rd, rs1, rs2	$rd = \text{ext_signo}((rs1_{31..0} \div rs2_{31..0})_{31..0})$
	divuw	divuw rd, rs1, rs2	$rd = \text{ext_signo}((\text{arg_sin_signo}(rs1_{31..0}) \div \text{arg_sin_signo}(rs2_{31..0}))_{31..0})$
resto	rem	rem rd, rs1, rs2	$rd = rs1 \% rs2$
	remu	remu rd, rs1, rs2	$rd = \text{arg_sin_signo}(rs1) \% \text{arg_sin_signo}(rs2)$
	remw	remw rd, rs1, rs2	$rd = \text{ext_signo}((rs1_{31..0} \% rs2_{31..0})_{31..0})$
	remuw	remuw rd, rs1, rs2	$rd = \text{ext_signo}((\text{arg_sin_signo}(rs1_{31..0}) \% \text{arg_sin_signo}(rs2_{31..0}))_{31..0})$

Tipo	Instrucción	Ejemplo	Descripción
suma	add addw addi addiw	add rd, rs1, rs2 addw rd, rs1, rs2 addi rd, rd1, imm addiw rd, rs1, imm	$rd = rs1 + rs2$ $rd = \text{ext.signo}(rs1_{31,0} + rs2_{31,0})$ $rd = rs1 + \text{ext.signo}(imm_{11,0})$ $rd = \text{ext.signo}(rs1_{31,0} + \text{ext.signo}(imm_{11,0}))$
resta	sub subw	sub rd, rs1, rs2 subw rd, rs1, rs2	$rd = rs1 - rs2$ $rd = \text{ext.signo}(rs1_{31,0} - rs2_{31,0})$
lógicas (bit-wise)	xor xori or ori and andi	xor rd, rs1, rs2 xori rd, rs1, imm or rd, rs1, rs2 ori rd, rs1, imm and rd, rs1, rs2 andi rd, rs1, imm	$rd = rs1 \text{ xor } rs2$ $rd = rs1 \text{ xor } \text{ext.signo}(imm_{11,0})$ $rd = rs1 \text{ or } rs2$ $rd = rs1 \text{ or } \text{ext.signo}(imm_{11,0})$ $rd = rs1 \text{ and } rs2$ $rd = rs1 \text{ and } \text{ext.signo}(imm_{11,0})$
salto	jal jalr	jal rd, imm jalr rd, rs1, imm	$rd = PC + 4; PC = PC + \text{ext.signo}(imm_{20,1} << 1)$ $rd = PC + 4; PC = rs1 + \text{ext.signo}(imm_{11,0})$
salto cond.	beq bne blt bge bltu bgeu	beq rs1, rs2, imm bne rs1, rs2, imm blt rs1, rs2, imm bge rs1, rs2, imm bltu rs1, rs2, imm bgeu rs1, rs2, imm	$si(rs1 == rs2) PC = PC + \text{ext.signo}(imm_{12,1} << 1)$ $si(rs1 <> rs2) PC = PC + \text{ext.signo}(imm_{12,1} << 1)$ $si(rs1 < rs2) PC = PC + \text{ext.signo}(imm_{12,1} << 1)$ $si(rs1 >= rs2) PC = PC + \text{ext.signo}(imm_{12,1} << 1)$ $si(rs1 < rs2) PC = PC + \text{ext.signo}(imm_{12,1} << 1) (*)$ $si(rs1 >= rs2) PC = PC + \text{ext.signo}(imm_{12,1} << 1) (*)$
comp.	slt slti sltu sltiu	slt rd, rs1, rs2 slti rd, rs1, imm sltu rd, rs1, rs2 sltiu rd, rs1, imm	$si(rs1 < rs2) rd = 1 \text{ caso contrario } rd = 0$ $si(rs1 < \text{ext.signo}(imm_{11,0})) rd = 1 \text{ caso contrario } rd = 0$ $si(rs1 < rs2) rd = 1 \text{ caso contrario } rd = 0 (*)$ $si(rs1 < \text{ext.signo}(imm_{11,0})) rd = 1 \text{ caso contrario } rd = 0 (*)$

Tipo	Instrucción	Ejemplo	Descripción
carga/alm. byte	lb lbu sb	lb rd, imm(rs1) lbu rd, imm(rs1) sb rs2, imm(rs1)	$rd = \text{ext.signo}(Mem[rs1 + \text{ext.signo}(imm_{11,0})][7 : 0])$ $rd = \text{ext.ceros}(Mem[rs1 + \text{ext.signo}(imm_{11,0})][7 : 0])$ $Mem[rs1 + \text{ext.signo}(imm_{11,0})][7 : 0] = rs2_{7,0}$
carga/alm. media palabra	lh lhu sh shu	lh rd, imm(rs1) lhu rd, imm(rs1) sh rs2, imm(rs1) shu rs2, imm(rs1)	$rd = \text{ext.signo}(Mem[rs1 + \text{ext.signo}(imm_{11,0})][15 : 0])$ $rd = \text{ext.ceros}(Mem[rs1 + \text{ext.signo}(imm_{11,0})][15 : 0])$ $Mem[rs1 + \text{ext.signo}(imm_{11,0})][15 : 0] = rs2_{15,0}$
carga/alm. palabra	lw lwu sw swu	lw rd, imm(rs1) lwu rd, imm(rs1) sw rs2, imm(rs1) swu rs2, imm(rs1)	$rd = \text{ext.signo}(Mem[rs1 + \text{ext.signo}(imm_{11,0})][31 : 0])$ $rd = \text{ext.ceros}(Mem[rs1 + \text{ext.signo}(imm_{11,0})][31 : 0])$ $Mem[rs1 + \text{ext.signo}(imm_{11,0})][31 : 0] = rs2_{31,0}$
carga/alm. doble palabra	ld sd	ld rd, imm(rs1) sd rs2, imm(rs1)	$rd = Mem[rs1 + \text{ext.signo}(imm_{11,0})][63 : 0]$ $Mem[rs1 + \text{ext.signo}(imm_{11,0})][63 : 0] = rs2$
carga registros	lui auipc	lui rd, imm auipc rd, imm	$rd = imm_{19,0} << 12$ $rd = PC + (imm_{19,0} << 12)$
desplazamiento lógico izquierda	sll slli sllw slliw	sll rd, rs1, rs2 slli rd, rs1, imm sllw rd, rs1, rs2 slliw rd, rs1, imm	$rd = rs1 << rs2_{5,0}$ $rd = rs1 << imm_{5,0}$ $rd_{31,0} = rs1_{31,0} << rs2_{4,0}$ $rd_{31,0} = rs1_{31,0} << imm_{4,0}$
desplazamiento lógico derecha	srl slli srlw srliw	srl rd, rs1, rs2 slli rd, rs1, imm srlw rd, rs1, rs2 srliw rd, rs1, imm	$rd = rs1 >> rs2_{5,0}$ (se insertan 0s) $rd = rs1 >> imm_{5,0}$ (se insertan 0s) $rd_{31,0} = rs1_{31,0} >> rs2_{4,0}$ (se insertan 0s) $rd_{31,0} = rs1_{31,0} >> imm_{4,0}$ (se insertan 0s)
desplazamiento aritmético derecha	sra srai sraw sraiw	sra rd, rs1, rs2 srai rd, rs1, imm sraw rd, rs1, rs2 sraiw rd, rs1, imm	$rd = rs1 >> rs2_{5,0}$ (se extiende el bit de signo) $rd = rs1 >> imm_{5,0}$ (se extiende el bit de signo) $rd_{31,0} = rs1_{31,0} >> rs2_{4,0}$ (se extiende el bit de signo) $rd_{31,0} = rs1_{31,0} >> imm_{4,0}$ (se extiende el bit de signo)
otras	fence ecall ebreak	fence ecall ebreak	sincroniza accesos a memoria de varios núcleos petición de servicio al entorno de ejecución devuelve el control a un entorno de depuración

Tipo	rv64f	rv64d	Ejemplo (rv64f)	Descripción
carga/alm.	flw fsw	fld fsd	flw fd, imm(rs1) fsw fd, imm(rs1)	$fd = Mem[rs1 + \text{ext.signo}(imm_{11,0})]$ $Mem[rs1 + \text{ext.signo}(imm_{11,0})] = fd$
copia registros	fmv.x.w fmv.w.x	fmv.x.d fmv.d.x	fmv.x.w rd, fs1 fmv.w.x fd, rs1	rv64f: $rd_{31,0} = fs1$; rv64d: $rd = fs1$ rv64f: $fd = rs1_{31,0}$; rv64d: $fd = rs1$
aritméticas	fadd.s fsub.s fmul.s fdiv.s fsqrt.s fmadd.s fmsub.s fnmadd.s fnmsub.s	fadd.d fsub.d fmul.d fdiv.d fsqrt.d fmadd.d fmsub.d fnmadd.d fnmsub.d	fadd.s fd, fs1, fs2 fsub.s fd, fs1, fs2 fmul.s fd, fs1, fs2 fdiv.s fd, fs1, fs2 fsqrt.s fd, fs1 fmadd.s fd, fs1, fs2, fs3 fmsub.s fd, fs1, fs2, fs3 fnmadd.s fd, fs1, fs2, fs3 fnmsub.s fd, fs1, fs2, fs3	$fd = fs1 + fs2$ $fd = fs1 - fs2$ $fd = fs1 \times fs2$ $fd = fs1 \div fs2$ $fd = \sqrt{fs1}$ $fd = (fs1 \times fs2) + fs3$ $fd = (fs1 \times fs2) - fs3$ $fd = -(fs1 \times fs2) - fs3$ $fd = -(fs1 \times fs2) + fs3$
signo	fsgnj.s fsgnjn.s fsgnjx.s	fsgnj.d fsgnjn.d fsgnjx.d	fsnj.s fd, fs1, fs2 fsnjn.s fd, fs1, fs2 fsgnjx.s fd, fs1, fs2	$fd = fs1, fd_{\text{signo}} = fs2_{\text{signo}}$ $fd = fs1, fd_{\text{signo}} = fs2_{\text{signo}} \text{ xor } 1$ $fd = fs1, fd_{\text{signo}} = fs2_{\text{signo}} \text{ xor } fs1_{\text{signo}}$
comparación	feq.s flt.s fle.s fmin.s fmax.s	feq.d flt.d fle.d fmin.d fmax.d	feq.s fd, fs1, fs2 flt.s fd, fs1, fs2 fle.s fd, fs1, fs2 fmin.s fd, fs1, fs2 fmax.s fd, fs1, fs2	$si(fs1 == fs2) fd = 1 \text{ caso contrario } fd = 0$ $si(fs1 < fs2) fd = 1 \text{ caso contrario } fd = 0$ $si(fs1 <= fs2) fd = 1 \text{ caso contrario } fd = 0$ $fd = \min(fs1, fs2)$ $fd = \max(fs1, fs2)$
conversión float a entero	fcvt.w.s fcvt.l.s fcvt.wu.s fcvt.lu.s	fcvt.w.d fcvt.l.d fcvt.wu.d fcvt.lu.d	fcvt.w.s rd, fs1 fcvt.l.s rd, fs1 fcvt.wu.s rd, fs1 fcvt.lu.s rd, fs1	$rd_{31,0} = \text{flotante.a.entero}(fs1)$ $rd = \text{flotante.a.entero}(rs1)$ $rd_{31,0} = \text{arg.sin.signo}(\text{flotante.a.entero}(fs1))$ $rd = \text{arg.sin.signo}(\text{flotante.a.entero}(rs1))$
conversión entero a float	fcvt.s.w fcvt.s.wu fcvt.l.l fcvt.lu.l	fcvt.d.w fcvt.d.wu fcvt.d.l fcvt.d.lu	fcvt.s.w fd, rs1 fcvt.s.wu fd, rs1 fcvt.l.l fd, rs1 fcvt.lu.l fd, rs1	$fd = \text{entero.a.flotante}(rs1_{31,0})$ $fd = \text{arg.sin.signo}(\text{entero.a.flotante}(rs1_{31,0}))$ $fd = \text{entero.a.flotante}(rs1_{63,0})$ $fd = \text{arg.sin.signo}(\text{entero.a.flotante}(rs1_{63,0}))$
conversión float - double		fcvt.s.d fcvt.d.s	fcvt.s.d fd, fs1 fcvt.d.s fd, fs1	$fd = \text{double.a.simple.precision}(fs1)$ $fd = \text{simple.a.doble.precision}(fs1)$
clase	fclass.s	fclass.d	fclass.s rd, fs1	$rd = \text{clase}(fs1) : -\infty, -0, +0, \infty, \text{NaN}$