
### Verilog 1 - Fundamentals



UCSD CSE 141L - Taylor


Heavily modified; descended from MIT's 6.375.

### What is Verilog?

- In this class and in the real world, Verilog is a specification language, not a programming language.
  - Draw your schematic and state machines and then transcribe it into Verilog.
  - When you sit down to write verilog you should know exactly what you are implementing.
- We are constraining you to a subset of the language for two reasons
  - These are the parts that people use to design real processors
  - Steer you clear of problematic constructs that lead to bad design.

### Verilog Fundamentals

- What is Verilog?
- Data types
- Structural Verilog
- RTL Verilog
  - Combinational Logic
  - Sequential Logic



# Bit-vector is the only data type in Verilog

A bit can take on one of four values


Value	Meaning
0	Logic zero
1	Logic one
X	Unknown logic value
Z	High impedance, floating


In the simulation waveform viewer, Unknown signals are RED. There should be no red after reset.

An X bit might be a 0, 1, Z, or in transition. We can set bits to be X in situations where we don't care what the value is. This can help catch bugs and improve synthesis quality.

## "wire" is used to denote a hardware net

wire [15:0] instruction; wire [15:0] memory\_req; wire [7:0] small\_net; Absolutely no type safety when connecting nets!





#### Bit literals

4'b10 11

Underscores are ignored

Base format (d,b,o,h)


Decimal number representing size in bits

We'll learn how to actually assign literals to nets a little later

- Binary literals
  - **8'b0000\_0000**
  - 8'b0xx0\_1xx1
- Hexadecimal literals
  - 32'h0a34\_def1
  - 16'haxxx
- Decimal literals
  - 32′d42

### Verilog Fundamentals


- History of hardware design languages
- Data types
- Structural Verilog
- RTL Verilog



### Note: Our Verilog Subset

- Verilog is a big language with many features not concerned with synthesizing hardware.
- The code you write for your processor should only contain the languages structures discussed in these slides.
- Anything else is not synthesizable, although it will simulate fine.
- You MUST follow the course coding standard; a document will be released soon.
- We will be mixing in some synthesizable SystemVerilog later in the course to improve maintainability of your code.


# A Verilog module has a name and a port list




Ports must have a direction and a bitwidth. In this class we use <u>i</u> to denote in port variables and <u>o</u> to denote out port variables.

Note the semicolon at the end of the port list!

# A module can instantiate other modules



### Connecting modules



## This class's style standard: Connect ports by name and not by position.

Connecting ports by ordered list is compact but bug prone:

```
FA fa0( a_i[0], b_i[0], 1'b0, c0, sum_o[0]);
```

**Connecting by name** is less compact but leads to fewer bugs. This is how you should do it in this class. You should also line up like parameters so it is easy to check correctness.

Connecting ports by name yields clearer and less buggy code. In the slides, we may do it by position for space. But you should do it by name and not position.

### Verilog Fundamentals

- History of hardware design languages
- Data types
- Structural Verilog
- RTL
  - Combinational
  - Sequential

```
module adder( input [3:0] A, B, output cout, output [3:0] S);

wire c0, c1, c2;
FA fa0( A[0], B[0], 1'b0, c0, S[0] );
FA fa1( A[1], B[1], c0, c1, S[1] );
FA fa2( A[2], B[2], c1, c2, S[2] );
FA fa3( A[3], B[3], c2, cout, S[3] );
endmodule
```

A module's behavior can be described in many different ways but it should not matter from outside

Example: mux4

## mux4: Using continuous assignments to generate combinational logic

```
Language defined
module mux4( input a_i, b_i, c_i, d_i,
                                             operators
               input [1:0] sel i,
              output z o );
wire t0, t1;
assign z o = ~((t0 | sel i[0]) & (t1 | ~sel i[0]));
assign t1 = ~((sel_i[1] & d_i) | (~sel_i[1] & b_i));
assign t0 = ~((sel i[1] & c i) | (~sel i[1] & a i));
endmodule
             The order of these continuous assignment
             statements in the source code does not matter. But it
             does affect readability!
             They essentially happen in parallel; also, any time an
             input is changed, each line is automatically re-
```

evaluated. (Be careful not to create cycles!)

### mux4: Using?:

endmodule

Not required for synthesis, but helps in simulation: If **sel\_i** is undefined we want to propagate that information in waveform viewer.

## mux4: Using combinational "always comb" or "always @ (\*)" block

```
module mux4(input a i, b i, c i, d i,
              input [1:0] sel i,
              output reg z o );
  reg t0, t1;
 always comb // system verilog; equiv. to always @(*)
  begin
    t0 = (sel i[1] & c i) | (~sel i[1] & a i);
    t1 = ~((sel i[1] & d i) | (~sel i[1] & b i));
    t0 = \sim t0;
    z o = ~( (t0 | sel i[0]) & (t1 | ~sel i[0]) );
  end
             Within the always @(*) begin/end block, effects
endmodule
             of statements appear to execute sequentially; Outside
             of block, only the last assignment to each variable is
             visible, and it appears a short time after
             any input is changed.
             For instance, the second to line uses to from the first.
```

### "Always @(\*)" permit more advanced combinational idioms

```
module mux4( input a_i,b_i,c_i,d_i input [1:0] sel_i, output reg z_o);
```

```
always comb
 begin
    if (sel i == 2'd0)
      z \circ = a i;
    else if (sel i == 2' d1)
     z \circ = b i;
    else if (sel i == 2'd2)
     z \circ = c i;
    else if (sel i == 2'd3)
      z \circ = d i;
    else
     z \circ = 1'bx;
  end
endmodule
```

```
always_comb

begin

case ( sel_i )

2'd0 : z_o = a_i;

2'd1 : z_o = b_i;

2'd2 : z_o = c_i;

2'd3 : z_o = d_i;

default : z_o = 1'bx;

endcase
end
endmodule
```

# What happens if the case statement is not complete?

```
module mux3( input a_i, b_i, c_i,
             input [1:0] sel i,
             output reg z o );
always @( * )
 begin
    case ( sel i )
                          If sel = 3, mux will output
      2'd0 : z o = a i;
                              the previous value!
      2'd1 : z o = b i;
      2'd2 : zo = ci;
                           What have we created?
    endcase
  end
endmodule
```

# What happens if the case statement is not complete?

```
module mux3( input a_i, b_i, c_i
             input [1:0] sel i,
             output reg z o );
always @( * )
                        We CAN prevent creating a
 begin
    case ( sel i )
                            latch with a default
      2'd0 : z o = a i;
                               statement
      2'd1 : z o = b i;
      2'd2 : z o = c i;
      default : z \circ = 1/bx;
    endcase
  end
endmodule
```

#### Parameterized mux4

```
module mux4 # ( parameter WIDTH = 1 ) default value
           ( input[WIDTH-1:0] a_i, b_i, c_i, d_i,
            input [1:0] sel i,
            output[WIDTH-1:0] z o );
wire [WIDTH-1:0] t0, t1;
assign t0 = (sel_i[1]? c_i : a i);
assign t1 = (sel i[1]? d i : b i);
 assign z o = (sel_i[0]? t0: t1);
Instantiation
```

Parameterization is a good practice for reusable modules


endmodule

Writing a muxn is challenging

```
mux4#(32) alu mux
( .a i (op1),
  .b i (op2),
  .c i (op3),
  .d i (op4),
  .sel i(alu mux sel),
  .z o(alu mux out) );
```

### Verilog Fundamentals

- History of hardware design languages
- Data types
- Structural Verilog
- RTL
  - Combinational
  - Sequential



#### Sequential Logic: Creating a flip flop

```
reg q_r, q_next;
always_ff @( posedge clk )
  q_r <= q_next; 4</pre>
```

- 1) The keyword reg confusingly enough does not have much to do with registers; it's just used to indicate a wire that is driven from a always\_ff or always\_comb block. So this line simply creates two wires, one called q\_r and the other called q\_next.
- 2) always\_ff keyword indicates our intent to create registers; you can use the always keyword instead, but then the synthesizer has to guess!
- 3) @ ( posedge clk ) indicates that we want these registers to be triggered on the positive edge of the clk clock signal.
- 4) Combined with 2) and 3), the <= creates a register whose input is wired to q next and whose output is wired to q r.


note: always use <= with always\_ff and = with always\_comb

#### Sequential Logic: flip-flop variants

```
module FF0 (input clk, input di,
            output reg q_r_o);
                                        next_X -D Q - X
clk ->
always ff @ ( posedge clk )
 begin
    q r o <= d i;
 end
endmodule
module FF (input clk, input di,
           input en i, output reg q r o);
always ff @ ( posedge clk )
 begin
    if (en i)
    q r o <= d i;
                                               enable
  end
endmodule
```

### flip-flops with reset

```
always_ff @ ( posedge clk)
begin
  if (reset)
    Q <= 0;
  else if ( enable )
    Q <= D;
end    synchronous reset</pre>
```



#### Register (i.e. a vector of flip-flops)

```
module register#(parameter WIDTH = 1)
  input clk,
  input [WIDTH-1:0] d_i,
  input en i,
  output reg [WIDTH-1:0] q r o
  always ff @ ( posedge clk )
  begin
    if (en i)
      q r o <= d i;
  end
endmodule
```

#### Implementing Wider Registers

```
module register2
(input clk,
  input [1:0] d_i,
  input en_i,
  output reg [1:0] q_r_o
);

always_ff @(posedge clk)
  begin
    if (en_i)
      q_r_o <= d_i;
  end
endmodule</pre>
```

Do they behave the same?

```
yes
```

```
module register2
(input clk,
  input [1:0] d_i,
  input en i,
  output reg [1:0] q_r_o
 FF ff0 (.clk(clk),
         .d i(d i[0]),
         .en_i(en_i),
         .q_{po}(q_{po}(0));
 FF ff1 (.clk(clk),
         .d i(d i[1]),
         .en i(en i),
         .q_r_o(q_r_o[1]);
endmodule
```

Syntactic Sugar: always\_ff allows you to combine combinational and sequential logic; but this can be confusing.

#### more clear

```
module accum
(input clk,
  input data i,
 input en i,
 output [3:0] sum o;
reg [WIDTH-1:0] sum r, sum next;
assign sum o = sum r;
always comb
 begin
    sum next = sum r;
    if (en i)
     sum next = sum r + data i;
  end
always ff @ (posedge clk)
  sum r <= sum next;</pre>
```

#### shorter

```
module accum
  ( input clk,
    input data_i,
    input en_i,
    output [3:0] sum_o;
);

reg [WIDTH-1:0] sum_r;
    assign sum_o = sum_r;

always_ff @ (posedge clk)
    begin
    if (en_i)
    sum_r <= sum_r + data_i;
    end</pre>
```

Syntactic Sugar: You can always convert an always\_ff that combines combinational and sequential logic into two separate always ff and always comb blocks.

shorter

more clear

```
module accum
( input clk,
  input data_i,
  input en_i,
  output [3:0] sum_o;
);

reg [WIDTH-1:0] sum_r;
  assign sum_o = sum_r;

always_ff @ (posedge clk)
  begin
  if (en_i)
   sum_r <= sum_r + data_i;
  end</pre>
```

To go from the left-hand version to the right one:

1. For each register xxx\_r, introduce a temporary variable that holds the input to each register (e.g. xxx next)

2. Extract the combinational part of the always\_ff block into an always\_comb block:

```
a. change xxx_r <= to xxx_next =
```

When in doubt, use the version on the right.

b. add xxx\_next = xxx\_r; to beginning of block for default case

3. Extract the sequential part of the always\_ff by creating a separate always\_ff that does xxx\_r <= xxx\_next;

```
module accum
(input clk,
  input data i,
  input en i,
  output [3:0] sum o;
reg [WIDTH-1:0] sum r, sum next;
assign sum o = sum r;
always_comb<sup>2</sup>
  begin
                        2b
    sum next = sum r;
    if (en i) 2a
     sum next = sum r + data i;
  end
always ff @ (posedge clk)
  sum r <= sum next;</pre>
```

### Bit Manipulations

```
wire [15:0] x;
wire [31:0] x sext;
wire [31:0] hi, lo;
wire [63:0] hilo;
// concatenation
assign hilo = { hi, lo};
assign \{ hi, lo \} = \{ 32'b0, 32'b1 \};
// duplicate bits (16 copies of x[15] + x[15:0]
assign x sext = {16 { x[15] }, x[15:0] };
```